
# ETSITS 102 361-1 V1.1.1 (2005-04)

Technical Specification

Electromagnetic compatibility and Radio spectrum Matters (ERM); Technical Requirements for Digital Mobile Radio (DMR); Part 1: Air Interface (AI) protocol



#### Reference

#### DTS/ERM-TGDMR-052-1

Keywords air Interface, digital, PMR, protocol, radio

#### **ETSI**

650 Route des Lucioles F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: +33 4 92 94 42 00 Fax: +33 4 93 65 47 16

Siret N° 348 623 562 00017 - NAF 742 C Association à but non lucratif enregistrée à la Sous-Préfecture de Grasse (06) N° 7803/88

### Important notice

Individual copies of the present document can be downloaded from: <u>http://www.etsi.org</u>

The present document may be made available in more than one electronic version or in print. In any case of existing or perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF). In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive within ETSI Secretariat.

Users of the present document should be aware that the document may be subject to revision or change of status.

Information on the current status of this and other ETSI documents is available at

<a href="http://portal.etsi.org/tb/status/status.asp">http://portal.etsi.org/tb/status/status.asp</a></a>

If you find errors in the present document, please send your comment to one of the following services: http://portal.etsi.org/chaircor/ETSI\_support.asp

#### **Copyright Notification**

No part may be reproduced except as authorized by written permission. The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2005. All rights reserved.

**DECT**<sup>TM</sup>, **PLUGTESTS**<sup>TM</sup> and **UMTS**<sup>TM</sup> are Trade Marks of ETSI registered for the benefit of its Members. **TIPHON**<sup>TM</sup> and the **TIPHON logo** are Trade Marks currently being registered by ETSI for the benefit of its Members. **3GPP**<sup>TM</sup> is a Trade Mark of ETSI registered for the benefit of its Members and of the 3GPP Organizational Partners.

# Contents

Intelle	ectual Property Rights	8
Forew	vord	8
1	Scope	9
2	References	9
3	Definitions, symbols and abbreviations	10
3.1	Definitions	
3.2	Symbols	
3.3	Abbreviations	
4	Overview	13
4.1	Protocol architecture	
4.1.1	Air Interface Physical Layer (layer 1)	
4.1.2	Air Interface Data Link Layer (layer 2)	
4.1.3	Air Interface Call Control Layer (layer 3)	
4.2	DMR TDMA Structure	
4.2.1	Overview of burst and channel structure	
4.2.2	Burst and frame structure	
4.3	Frame synchronization	18
4.4	Timing references	20
4.4.1	BS timing relationship	20
4.4.2	Direct mode timing relationship	20
4.5	Common Announcement CHannel (CACH)	
4.6	Basic channel types	22
4.6.1	Traffic channel with CACH	22
4.6.2	Traffic channel with guard time	22
4.6.3	Bi-directional channel	23
5	Layer 2 protocol description	23
5.1	Layer 2 timing	
5.1.1	Channel timing relationship	
5.1.1.1		
5.1.1.2	· · · · · · · · · · · · · · · · · · ·	
5.1.2	Voice timing	
5.1.2.1	<u> </u>	
5.1.2.2		
5.1.2.3	3 Voice termination	26
5.1.3	Data timing	26
5.1.3.1	Single slot data timing	27
5.1.3.2		
5.1.4	Traffic timing	28
5.1.4.1	1 BS timing	28
5.1.4.2	2 Single frequency BS timing	29
5.1.4.3	3 Direct mode timing	29
5.1.4.4	4 Time Division Duplex (TDD) timing	30
5.1.4.5	5 Continuous transmission mode	30
5.1.5	Reverse Channel timing	
5.1.5.1	1 Embedded outbound Reverse Channel	31
5.1.5.2		
5.1.5.3		
5.1.5.4		
5.2	Channel access	
5.2.1	Basic channel access rules	
5.2.1.1	<b>71</b>	
5.2.1.2		
5.2.1.3	Timing master	35

5.2.1.		
5.2.1.	1	36
5.2.1.		
5.2.1.	7 Transmission re-tries	37
5.2.2	Channel access procedure	37
5.2.2.	Peer to Peer Mode Channel Access	37
5.2.2.	1.1 MS Out_of_Sync Channel Access	38
5.2.2.	1.2 MS Out_of_Sync_Channel_Monitored Channel Access	40
5.2.2.		
5.2.2.	· · · · · · · · · · · · · · · · · · ·	
5.2.2.		
5.2.2.		
5.2.2.	•	
5.2.2.		
5.2.2.	= = ₹	
5.2.2.	· · · · · · · · · · · · · · · · · · ·	
5.2.2.		
5.2.2.		
5.2.2 5.2.2	— — — — — — — — — — — — — — — — — — —	
5.2.2.1 5.2.2.1	<b>√</b> —	
5.2.2.	3 Non-time critical CSBK ACK/NACK channel access	49
6	Layer 2 burst format	50
6.1	Vocoder socket	
6.2	Data and control	
6.3	Common Announcement Channel burst	
6.4	Reverse Channel	
6.4.1	Standalone inbound Reverse Channel burst	
6.4.2		
0.4.2	Outbound reverse channel burst	33
7	DMR signalling	55
7.1	Link Control message structure	
7.1.1	Voice LC header	
7.1.2	Terminator with LC	
7.1.3	Embedded signalling	
7.1.3.	č č	
7.1.3. 7.1.3.		
7.1.3 7.1.4	Short Link Control in CACH.	
7.1.4	Control Signalling BlocK (CSBK) message structure	
7.2.1	Control Signalling Block (CSBK) message structure	
7.2.1 7.3		
1.3	IDLE burst	03
8	DMR Packet Data Protocol (PDP)	63
8.1	Internet Protocol	
8.2	Datagram fragmentation and re-assembly	
8.2.1	Header Block structure	
8.2.2	Data block structure	
8.2.2.		
8.2.2. 8.2.2.		
8.2.2. 8.2.2.		
	1 1	
8.2.2.	4 Hang time for Response packet	70
9	Layer 2 PDU description	71
9.1	PDUs for voice bursts, general data bursts and the CACH	
9.1.1	Synchronization (SYNC) PDU	
9.1.1	Embedded signalling (EMB) PDU	
9.1.2	Slot Type (SLOT) PDU	
9.1.4	TACT PDU	
9.1.5	Reverse Channel (RC) PDU	
9.1.6	Full Link Control (FULL LC) PDU	
9.1.7	Short Link Control (SHORT LC) PDU	
9.1.8	Control Signalling Block (CSBK) PDU	74

9.1.9	Pseudo Random Fill Bit (PR FILL) PDU	
9.2 Da	ata related PDU description	
9.2.1	Confirmed packet Header (C-HEAD) PDU	74
9.2.2	Confirmed packet Data (C-DATA) PDU	
9.2.3	Confirmed Last Data block (C-LDATA) PDU	75
9.2.4	Confirmed Response packet Header (C-RHEAD) PDU	75
9.2.5	Confirmed Response packet Data (C-RDATA) PDU	
9.2.6	Unconfirmed data packet Header (U-HEAD) PDU	
9.2.7	Unconfirmed packet Data (U-DATA) PDU	
9.2.8	Unconfirmed Last Data block (U-LDATA) PDU	
9.2.9	Proprietary Header (P-HEAD) PDU	
9.3 La	yer 2 information element coding	
9.3.1	Colour Code (CC)	
9.3.2	Privacy Indicator (PI)	
9.3.3	LC Start/Stop (LCSS)	
9.3.4	EMB parity	
9.3.5	Feature set ID (FID)	
9.3.6	Data Type	
9.3.7	Slot Type parity	
9.3.8	Access Type (AT)	
9.3.9	TDMA Channel (TC)	
9.3.10	Protect Flag (PF)	
9.3.11	Full Link Control Opcode (FLCO)	
9.3.12	Short Link Control Opcode (SLCO)	
9.3.13	TACT parity	
9.3.14	RC parity	
9.3.15	Group or Individual (G/I)	
9.3.16	Response Requested (A)	
9.3.17	Data Packet Format (DPF)	
9.3.18	SAP Identifier (SAPID)	
9.3.19	Logical Link ID (LLID).	
9.3.20	Full Message Flag (F)	
9.3.21	Blocks to Follow (BF)	
9.3.21	Pad Octet Count (POC).	
9.3.23	Re-Synchronize Flag (S)	
9.3.24	Send sequence number (N(S))	
9.3.24	Fragment Sequence Number (FSN)	
9.3.26	Data Block Serial Number (DBSN)	
9.3.20	Data block CRC (CRC-9)	
9.3.28	Class (Class)	
9.3.20	Type (Type)	
9.3.29 9.3.30		
9.3.30 9.3.31	Status (Status)	
9.3.31 9.3.32	Last Block (LB)  Control Signalling Block Opcode (CSBKO)	
9.3.32	Control Signaturing block Opcode (CSBKO)	83
10 Physi	cal Layer	85
•	eneral parameters	
10.1.1	Frequency range	
10.1.2	RF carrier bandwidth	
10.1.3	Transmit frequency error	
10.1.4	Time base clock drift error.	
	odulation	
10.2.1	Symbols	
10.2.2	4FSK generation	
10.2.2.1	Deviation index	
10.2.2.2	Square root raised cosine filter	
10.2.2.3	4FSK Modulator	
10.2.3	Burst timing	
10.2.3.1	Normal burst	
10.2.3.1.1	Power ramp time.	
10.2.3.1.2	Symbol timing	
10.2.3.1.3	Propagation delay and transmission time	

10.2.3		nnel burst	
		mp time	
	2.3.2.2Symbol timing2.3.2.3Propagation delay		
10.2.3		Lock-Time constraints	
10.2.3		equency constraints during symbol transmission time	
Anne	ex A (normative):	Numbering and addressing	93
Anne	ex B (normative):	FEC and CRC codes	94
B.1	Block Product Turbo	Codes	95
B.1.1	BPTC (196,96)		95
B.2	Variable length BPT	C	98
B.2.1		TC for embedded signalling	
B.2.2		TC for Reverse Channel	
B.2.3		TC for CACH signalling	
B.2.4			
B.3		nd polynomials	
B.3.1	• • • •		
B.3.2		16,7,6)	
B.3.3 B.3.4		Hamming (15,11,3), and Hamming (16,11,4)	
B.3.5			
B.3.7		9)	
B.3.8		ulation	
B.3.9		ation	
B.3.10 B.3.11		tion	
B.3.12		S) calculation	
B.4 B.4.1			
	ex C (informative):	Example timing diagrams	
	, ,		
C.1			
C.2	Reverse Channel		114
Anne	ex D (normative):	Idle / Null burst bit definition	
D.1	Null embedded signa	lling bit definitions	115
D.2	Idle burst bit definition	ons	116
Anne	ex E (normative):	Transmit bit order	118
Anne	ex F (normative):	Timers and constants in DMR	131
F.1	Layer 2 timers		131
F.2	Layer 2 constants		132
Anne	ex G (informative):	High level states overview	133
G.1	High Level MS state	s and SDL description	
G.1.1		s and SDE description	
G.1.2			
G.2	High Level RS states	and SDL descriptions	138
G.2.1	BS Both Slots SDL	and SDL descriptions.	138
G.2.2		·	
A	w U (normatica).	Facture interconceptility	1 4 1
Anne	ex H (normative):	Feature interoperability	141

H.1	Feature set ID (FID)			
H.2	2 Application for Manufacturer's Feature set ID			
Anno	ex I (informative):	ETSI MFID application form	142	
Annex J (informative):		Bibliography	144	
Histo	orv		145	

# Intellectual Property Rights

IPRs essential or potentially essential to the present document may have been declared to ETSI. The information pertaining to these essential IPRs, if any, is publicly available for **ETSI members and non-members**, and can be found in ETSI SR 000 314: "Intellectual Property Rights (IPRs); Essential, or potentially Essential, IPRs notified to ETSI in respect of ETSI standards", which is available from the ETSI Secretariat. Latest updates are available on the ETSI Web server (http://webapp.etsi.org/IPR/home.asp).

Pursuant to the ETSI IPR Policy, no investigation, including IPR searches, has been carried out by ETSI. No guarantee can be given as to the existence of other IPRs not referenced in ETSI SR 000 314 (or the updates on the ETSI Web server) which are, or may be, or may become, essential to the present document.

### **Foreword**

This Technical Specification (TS) has been produced by ETSI Technical Committee Electromagnetic compatibility and Radio spectrum Matters (ERM).

The present document is part 1 of a multi-part deliverable covering the Technical Requirements for Digital Mobile Radio (DMR), as identified below:

Part 1: "Air Interface (AI) protocol";

Part 2: "DMR voice and generic services and facilities";

Part 3: "Packet Data protocol";

Part 4: "Trunking protocol".

NOTE: Part 3 and part 4 of this multi-part deliverable may not be available at the time this version of the present

document is published.

# 1 Scope

The present document contains technical requirements for Digital Mobile Radio (DMR) operating in the existing licensed land mobile service frequency bands, as identified in CEPT ERC T/R 25-08 [7].

The present document describes the Air Interface of a scalable Digital Mobile Radio system which covers three tiers of possible products:

Tier I: DMR equipment having an integral antenna and working in Direct Mode (unit-to-unit) under a

general authorization with no individual rights operation.

Tier II: DMR systems operating under individual licences working in Direct Mode (unit-to-unit) or using a

Base Station (BS) for repeating.

Tier III: DMR trunking systems under individual licences operating with a controller function that

automatically regulates the communications.

NOTE 1: Tier II and Tier III products encompass both simulcast and non-simulcast systems.

The present document specifies the Air Interface, complying with either EN 300 113 [1] and EN 300 113-2 [2] or EN 300 390 [3] and EN 300 390-2 [4], that has been specifically developed with the intention of being suitable for all identified product tiers. A polite spectrum access protocol for sharing the physical channel has also been specified. Specifically, in this case for use in the existing land mobile service bands with the intention of causing minimum change to the spectrum planning and regulations. Thus the DMR protocol is intended to be applicable to the land mobile frequency bands, physical channel offset, duplex spacing, range assumptions and all other spectrum parameters without need for any change.

NOTE 2: The functional requirements, market information, technical information and expected compatibility issues are described in TR 102 335-1 for Tier I products and in TR 102 335-2 for Tier II and Tier III products (see bibliography).

# 2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication and/or edition number or version number) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.

Referenced documents which are not found to be publicly available in the expected location might be found at <a href="http://docbox.etsi.org/Reference">http://docbox.etsi.org/Reference</a>.

- [1] ETSI EN 300 113-1: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Land mobile service; Radio equipment intended for the transmission of data (and/or speech) using constant or non-constant envelope modulation and having an antenna connector; Part 1: Technical characteristics and methods of measurement".
- [2] ETSI EN 300 113-2: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Land mobile service; Radio equipment intended for the transmission of data (and/or speech) using constant or non-constant envelope modulation and having an antenna connector; Part 2: Harmonized EN covering essential requirements under article 3.2 of the R&TTE Directive".
- [3] ETSI EN 300 390-1: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Land mobile service; Radio equipment intended for the transmission of data (and speech) and using an integral antenna; Part 1: Technical characteristics and test conditions".

- [4] ETSI EN 300 390-2: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Land mobile service; Radio equipment intended for the transmission of data (and speech) and using an integral antenna; Part 2: Harmonized EN covering essential requirements under article 3.2 of the R&TTE Directive".
- [5] ETSI TS 102 361-2: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Technical Requirements for Digital Mobile Radio (DMR); Part 2:DMR voice and generic services and facilities".
- [6] IETF RFC 791: "Internet Protocol; DARPA Internet Program; Protocol Specification".
- [7] CEPT/ERC/T/R 25-08: "Planning criteria and co-ordination of frequencies in the land mobile service in the range 29,7 to 921 MHz".

# 3 Definitions, symbols and abbreviations

### 3.1 Definitions

For the purposes of the present document, the following terms and definitions apply:

**1:1-mode:** 1 traffic channel mode

NOTE: 1:1-mode supports one "MS to fixed end" duplex call or one simplex call with an optional inbound Reverse Channel using a two frequency BS.

2:1-mode: 2 traffic channel mode

NOTE: 2:1-mode supports two independent calls which may be either "MS to fixed end" duplex calls or simplex calls using a two frequency BS.

backward: logical channel from target to source in direct mode

Base Station (BS): fixed end equipment that is used to obtain DMR services

bearer service: telecommunication service providing the capability for information transfer between access point

burst: elementary amount of bits within the physical channel

- NOTE 1: Three different bursts exists with different number of bits. The Traffic burst contains 264 bits, the CACH burst contains 24 bits and the RC burst contains 96 bits.
- NOTE 2: The burst may include a guard time at the beginning and end of the burst used for power ramp-up and ramp-down.
- NOTE 3: For detailed burst definition see clause 4.2.1.

call: complete sequence of related transactions between MSs

NOTE: Transactions may be one or more bursts containing specific call related information.

Control plane (C-plane): part of the DMR protocol stack dedicated to control and data services

conventional: non-trunked communication

NOTE: This is a communication technique where any radio unit (MS) may communicate with one or more other radio units (MSs) without using a trunking protocol, and may be either in direct mode or using any additional equipment (e.g. BS).

**Digital Mobile Radio (DMR):** physical grouping that contains all of the mobile and/or fixed end equipment that is used to obtain DMR services

direct mode: mode of operation where MSs may communicate outside the control of a network

NOTE: This is communication technique where any radio unit (MS) may communicate with one or more other radio units (MSs) without the need for any additional equipment (e.g. BS).

**duplex:** a mode of operation by which information can be transferred in both directions and where the two directions are independent

NOTE: Duplex is also known as full duplex.

forward: logical channel from source to target in direct mode

frame: two continues time slots labelled 1 and 2

NOTE: A frame has a length of 60 ms.

inbound: MS to BS transmission

logical channel: distinct data path between logical endpoints

NOTE: The logical channels are labelled 1 and 2. The logical channel may consist of sub-channels, e.g. SYNC,

embedded signalling, etc.

Mobile Station (MS): physical grouping that contains all of the mobile equipment that is used to obtain DMR mobile

~----

outbound: BS to MS transmission

payload: bits in the information field

physical channel: RF carrier who will be modulated with information bits of the bursts

NOTE: The RF carrier may be a single frequency or a duplex pair of frequencies. The physical channel of a DMR

subsystem is required to support the logical channels.

polite protocol: "Listen Before Transmit" (LBT) protocol

NOTE: This is a medium access protocol that implements a LBT function in order to ensure that the channel is

free before transmitting.

privacy: secret transformation

NOTE: Any transformation of transmitted information that is derived from a shared secret between the sender and

receiver.

Protocol Data Unit (PDU): unit of information consisting of protocol control information (signalling) and possibly

user data exchanged between peer protocol layer entities

Radio Frequency channel: radio frequency carrier (RF carrier)

NOTE: This is a specified portion of the RF spectrum. In DMR, the RF carrier separation is 12,5 kHz. The

physical channel may be a single frequency or a duplex spaced pair of frequencies.

Received Signal Strength Indication (RSSI): root mean squared (rms) value of the signal received at the receiver

antenna

Reverse Channel (RC): signalling burst from target to source

signalling: exchange of information specifically concerned with the establishment and control of connections, and with

management, in a telecommunication network

simplex: mode of working by which information can be transferred in both directions but not at the same time

superframe: 6 continuous traffic bursts on a logical channel labelled "A" to "F"

NOTE: A superframe has a length of 360 ms and is used for voice traffic only.

time slot (or slot): elementary timing of the physical channel

NOTE: A timeslot has a length of 30 ms and will be numbered "1" or "2".

transmission: transfer period of bursts containing information or signalling

NOTE: The transmission may be continuous, i.e. multiple bursts transmission without ramp-up, ramp-down, or

discontinuous, i.e. single burst transmission with ramp-up and ramp-down period.

trunking: network controlled communication

NOTE: This is a communication technique where any radio unit (MS) may communicate with one or more other

radio units (MSs) using a trunking protocol and all MSs will be under control of a network.

User plane (U-plane): part of the DMR protocol stack dedicated to user voice services

vocoder socket: 216 bits vocoder payload

### 3.2 Symbols

For the purposes of the present document, the following symbols apply:

dBm absolute power level relative to 1 mW, expressed in dB

dBp Power relative to the average power transmitted over a burst in decibel

Eb Energy per bit No Noise per Hz

### 3.3 Abbreviations

For the purposes of the present document, the following abbreviations apply:

4FSK Four-level Frequency Shift Keying

AI Air Interface

ARQ Automatic Retransmission reQuest

AT Access Type BER Bit Error Rate

BS Base Station, a reference designating a fixed end device

CACH Common Announcement CHannel

CC Colour Code CCL Call Control Layer

CODEC COmpression / DECompression

C-plane Control plane

CRC Cyclic Redundancy Checksum for data error detection

CSBK Control Signalling BlocK
DBSN Data Block Serial Number

Dibit 2 bits grouped together to represent a 4-level symbol

DPF Data Packet Format
DLL Data Link Layer
DMR Digital Mobile Radio
EMB EMBedded Signalling Field

ERC European Radiocommunication Commitee

FEC Forward Error Correction

FID Feature set ID

FLCO Full Link Control Opcode FSN Fragment Sequence Number

GF Galois Field to calculate parity checks for a RS code

Golay Name of a standard error correction code HMSC High level Message Sequence Chart

ID IDentifier LB Last Block

LBT Listen Before Transmit

LC Link Control

LCSS Link Control Start/Stop
LLID Logical Link ID
LSB Least Significant Bit

MBC Multiple Block Control packets

MFID Manufacturer's FID

MS Mobile Station, a reference designating a mobile or portable radio

MSB Most Significant Bit

Octet 8 bits grouped together, also called a byte

PA Power Amplifier

PABX Private Automatic Branch eXchange

PDU Protocol Data Unit
PF Protect Flag
PI Privacy Indicator
PL Physical Layer
POC Pad Octet Count

PSTN Public Switched Telephone Network

RC Reverse Channel
RF Radio Frequency
RS Reed-Solomon code

RSSI Received Signal Strength Indication

rms root mean squared

SAP Service Access Point, where a network provides a service

SDL Specification and Description Language

SFID Standards FID

SLCO Short Link Control Opcode

SYNC SYNChronization

TACT TDMA Access Channel Type

TC TDMA Channel
TDD Time Division Duplex

TDMA Time Division Multiple Access

Trellis code Type of error correcting code for modulation

Tribit 3 bits grouped together into a symbol for a trellis code

U-plane User plane

### 4 Overview

The present document describes a Digital Mobile Radio (DMR) system for Tier II and Tier III products which employs a Time Division Multiple Access (TDMA) technology with a 2-slot TDMA solution and RF carrier bandwidth of 12,5 kHz. Additionally, a DMR system for Tier I products is described which employs a continuous transmission variation of the above mentioned technology.

The present document describes the Physical Layer (PL) and the Data Link Layer (DLL) of the DMR Air Interface (AI). Radio equipments (fixed, mobile or portable) which conform to the present document shall be interoperable at the PL and DLL with equipment from other manufacturers. Radio equipment of the present document shall also comply with the following document:

Part 2: "Voice and generic services and facilities".

Slot formats, field definitions, and timing are defined for voice traffic, data traffic, and control signalling. An overview of the TDMA timing is provided followed by the basic slot formats and bit definitions. This is followed by definitions of the payload and control fields. Finally, the details of the modulation and timing constraints are specified.

The present document will not provide the specification or operational detail for system implementations which include but are not limited to trunking, roaming, network management, vocoder, security, data, subsystems interfaces and data between private and public switched telephone networks. It describes only the appropriate access requirements compatible with the Air Interface.

NOTE: The DMR standard consists of a multi-part deliverable, which will be referred to in the present document if needed.

### 4.1 Protocol architecture

The purpose of this clause is to provide a model where the different functions and processes are identified and allocated to different layers in the DMR protocol stacks.

The protocol stacks in this clause and all other related clauses describe and specify the interfaces, but these stacks do not imply or restrict any implementation.

The DMR protocol architecture which is defined herein follows the generic layered structure, which is accepted for reference description and specification of layered communication architectures.

The DMR standard defines the protocols for the following 3 layered model as shown in figure 4.1.

The base of the protocol stack is the Physical Layer (PL) which is the layer 1.

The Data Link Layer (DLL), which is the layer 2, shall handle sharing of the medium by a number of users. At the DLL, the protocol stack shall be divided vertically into two parts, the User plane (U-plane), for transporting information without addressing capability (e.g. voice or data stream), and the Control plane (C-plane) for signalling with addressing capability, as illustrated by figure 4.1.

The Call Control Layer (CCL), which is layer 3, lies in the C-plane and is responsible for control of the call (addressing, facilities, and etc.), provides the services supported by DMR, and supports the Data Service. U-plane access at layer 2 (DLL) supports voice service which is available in DMR. The Control Layer and the facilities and services offered by DMR are described in TS 102 361-2 [5].




Figure 4.1: DMR protocol stack

### 4.1.1 Air Interface Physical Layer (layer 1)

The Air Interface layer 1 shall be the physical interface. It shall deal with the physical burst, composed of bits, which is to be sent and/or received. The Physical Layer is described in clause 10.

The Air Interface layer 1 shall contain the following functions:

- modulation and demodulation;
- transmitter and receiver switching;
- RF characteristics;
- bits and symbol definition;
- frequency and symbol synchronization;
- burst building.

### 4.1.2 Air Interface Data Link Layer (layer 2)

The Air Interface layer 2 shall handle logical connections and shall hide the physical medium from the upper layers. The Data Link Layer is described in clause 5 to 9.

The main functions are as follows:

channel coding (FEC, CRC);

interleaving, de-interleaving and bit ordering;

acknowledgement and retry mechanism;

media access control and channel management;

framing, superframe building and synchronization;

burst and parameter definition;

link addressing (source and/or destination);

interfacing of voice applications (vocoder data) with the PL;

data bearer services;

exchanging signalling and/or user data with the CCL.

### 4.1.3 Air Interface Call Control Layer (layer 3)

Air Interface layer 3 (CCL) is applicable only to the C-plane, and shall be an entity for the services and facilities supported by DMR on top of the layer 2 functionality. The Call Control Layer is described in TS 102 361-2 [5] and may have embedded intrinsic services associated to it.

The CCL provides the following functions:

BS activation / deactivation;

establishing, maintaining and terminating of calls;

individual or group call transmission and reception;

destination addressing (DMR IDs or gateway as appropriate);

support of intrinsic services (emergency signalling, pre-emption, late entry, etc.);

data call control;

announcement signalling.

### 4.2 DMR TDMA Structure

#### 4.2.1 Overview of burst and channel structure

The described solution is based on a 2-slot TDMA structure.


The physical resource available to the radio system is an allocation of the radio spectrum. The radio spectrum allocation shall be partitioned into Radio Frequency (RF) carriers with each RF carrier partitioned in time into frames and timeslots.

A DMR burst is a period of RF carrier that is modulated by a data stream. A burst therefore represents the physical channel of a timeslot. The physical channel of a DMR subsystem is required to support the logical channels.

A logical channel is defined as a logical communication pathway between two or more parties. The logical channels represent the interface between the protocol and the radio subsystem. The logical channels may be separated into two categories:

- the traffic channels carrying speech or data information, and
- control channels carrying signalling.

A generalized timing diagram of exchanges between the MS and the BS is shown in figure 4.2 where the slots for the two TDMA physical channels are labelled channel "1" and "2". Inbound transmission is labelled "MS TX" and outbound transmission is labelled "BS TX". This diagram is intended to illustrate a number of signalling features and timing relationships and does not represent a particular scenario.



NOTE: The example timing in figure 4.2 applies to a two frequency BS.

Figure 4.2: TDMA timing overview

Key points illustrated by the figure 4.2 include:

- While the BS is keyed up, the outbound channel is continuously transmitted, even if there is no information to send. Transmission on the inbound channel is stopped when an MS has no information to transmit.
- The inbound channel has an unused guard time between bursts to allow Power Amplifier (PA) ramping and propagation delay.
- The outbound channel has a Common Announcement CHannel (CACH) between bursts for traffic channel management (framing and access) as well as low speed signalling.
- Bursts have either a synchronization pattern or an embedded signalling field located in the centre of the burst. Placing the embedded signalling in the middle of a burst allows time for a transmitting MS to optionally transition to the outbound channel and recover Reverse Channel (RC) information.

Other key points, summarized below but not limited to, are as follows:

- The centre of the inbound and outbound bursts shall be time aligned.
- The channel 1 and 2 bursts in the inbound channel are offset 30 ms in time from the channel 1 and 2 bursts in the outbound channel. This number scheme allows a single channel identifier field in the outbound CACH to use the same channel number when referring to the inbound and outbound channels.
- Different SYNC patterns are used in voice bursts and data bursts to allow the receiver to differentiate between them. Different SYNC patterns are used for inbound and outbound channels to help the receiver reject co-channel interference.

• A Colour Code (CC) is present in the embedded signalling field and general data burst to provide a simple means of distinguishing overlapping sites, in order to detect co-channel interference.

NOTE: The CC is not used for addressing (individual or group).

- The location of the SYNC bursts in channel 1 is independent from the location of the SYNC bursts in channel 2. The location of SYNC bursts in the inbound channels is independent from the location of the SYNC bursts in the outbound channels.
- Voice transmissions use a superframe that is 6 bursts (360 ms) long with bursts labelled "A" to "F". Each superframe starts with a voice synchronization pattern in burst A.
- Data and control do not have a superframe structure. These bursts may contain a synchronization pattern and may also carry embedded signalling, such as Reverse Channel, when required.

#### 4.2.2 Burst and frame structure

The generic burst structure consists of two 108-bit payload fields and a 48-bit synchronization or signalling field as shown in figure 4.3. Each burst has a total length of 30 ms but 27,5 ms are used for the 264 bits content, which is sufficient to carry 60 ms of compressed speech, using 216 bits payload.




Figure 4.3: Generic burst structure

For example, for a vocoder that uses 20 ms vocoder frames, the burst will carry three 72-bit vocoder frames (including FEC) plus a 48-bit synchronization word in a voice burst, that is 264 bits (27,5 ms) used for the burst contents.

NOTE: For data and control information the payload is reduced to two 98-bit payload which left a 20-bit field for additional Data Type field definition, as described in clause 6.2.

The centre of each burst has a field that carries either synchronization or embedded signalling. This field is placed in the middle of a burst to support Reverse Channel signalling (see clause 5.1.5).

On the inbound channel, the remaining 2,5 ms is used for guard time to allow for PA ramping and propagation delay, as shown in figure 4.4 for an inbound frame.




Figure 4.4: MS sourced TDMA frame

On the outbound channel, this 2,5 ms is used for a Common Announcement Channel (CACH) that carries TDMA frame numbering, channel access indicators, and low speed signalling as shown in figure 4.5 for an outbound frame.




Figure 4.5: BS sourced TDMA frame

### 4.3 Frame synchronization

Frame SYNChronization (SYNC) is provided by a special sequence of bits that mark the location of the centre of a TDMA burst. Receivers may use a matched filter to achieve initial synchronization, using the output of a matched correlator to initialize the symbol recovery parameters to compensate for frequency and deviation errors as well as determine the centre of the burst. Once the receiver is synchronized to a channel, it may use pattern matching to detect the presence of SYNC to verify that the channel is still present and determine the type of SYNC to identify the contents of the burst. Multiple SYNC patterns are used to:

- differentiate voice bursts from data/control bursts and from Reverse Channel bursts, and
- differentiate inbound channels from outbound channels.

To accomplish this, the following SYNC patterns have been defined (see clause 9.1.1 for details and bit patterns for the frame SYNC):

- BS sourced voice;
- BS sourced data;
- MS sourced voice:
- MS sourced data;
- MS sourced standalone Reverse Channel.

For all two frequency BS channel inbound transmissions and all single frequency channel transmissions, the first burst shall contain a synchronization pattern to allow the target receiver to detect the presence of the signal, achieve bit synchronization, and determine the centre of the burst. Follow-on bursts contain either SYNC or embedded signalling depending on the burst type and the context.

For all two frequency BS channel outbound transmissions, it is assumed that the MS is already synchronized to the outbound channel well before the start of any transmissions directed towards it. Therefore, there is no requirement that the voice header shall contain a synchronization pattern.

- NOTE 1: Not having to place the SYNC pattern in the voice header removes the need for the voice outbound transmission to be delayed for the case where a voice header coincides with the embedded outbound Reverse Channel position which is fixed (see clause 5.1.5.1).
- NOTE 2: A SYNC pattern is always required in the data header and voice burst A, therefore the outbound transmission has to be delayed by a burst where either a data header or voice burst A would otherwise coincide with the embedded outbound Reverse Channel position.

For data and control messages, the embedded field shall be a data SYNC pattern except for special cases such as Reverse Channel signalling. For voice calls, the voice SYNC pattern occurs in the first burst of every voice superframe. In addition to marking the superframe boundaries, periodically inserting these periodic syncs allow late entry receivers to pick up voice messages after the transmission has started. See clause 5.1.2.1 for details on the superframe structure.

Figure 4.6 illustrates the best case and worst-case synchronization period for an inbound (MS to BS) TDMA channel. Since data and control messages contain a frame synchronization field in each burst, SYNC opportunities can occur as frequently as every 60 ms. During a voice call, SYNC opportunities occur every 360 ms, the length of a voice superframe. The first burst of every inbound transmission shall contain a SYNC pattern in order to allow the target to detect and synchronize to the transmission.




Figure 4.6: Inbound synchronization timing

Figure 4.7 illustrates the best case and worst-case synchronization period for an outbound (BS to MS) TDMA channel. Because an outbound channel is continuously keyed, both TDMA channels always contain some type of signalling. In addition, since the target MS can receive both TDMA slots, the target MS can detect SYNC in either slot. Because data and control messages will typically contain a frame synchronization field in each burst, SYNC opportunities can occur as frequently as every 30 ms. During a voice call, SYNC opportunities occur every 360 ms, the length of a voice superframe, on each channel.

The figure 4.7 illustrates the worst-case SYNC timing for voice, 330 ms, which occurs when two voice calls are active and their superframes (for details of superframes see clause 5.1.2.1) are offset by 30 ms.

Based on these assumptions, the time between SYNC opportunities can be as short as 30 ms and as long as 330 ms.




Figure 4.7: Outbound synchronization timing

### 4.4 Timing references

### 4.4.1 BS timing relationship

When operating with a BS, a MS shall synchronize to an outbound channel and base its inbound timing entirely on the outbound timing. This insures that all MS units are working off of the same timing reference. If the BS is not currently transmitting, a MS wishing to access the system shall send a "BS activation" signalling to the BS asynchronously and wait for the outbound channel to be established before synchronizing and continuing with further transmission (see TS 102 361-2 [5]).

### 4.4.2 Direct mode timing relationship

In direct mode, the transmitting MS shall establish the timing reference. Any MS wishing to send Reverse Channel signalling back to the source shall synchronize to the forward path and shall base their Reverse Channel timing on the forward path timing. Once the source MS stops transmitting, any other MS wishing to transmit shall begin sending information asynchronously and establish a new and independent time reference.

NOTE: Reverse Channel signalling applies only for Tier II and Tier III products.

### 4.5 Common Announcement CHannel (CACH)

While the inbound channel requires an unused guard time between bursts to allow PA ramping and propagation delay, the outbound channel from the BS shall transmit continuously after BS activation and utilize this small segment for additional signalling. A Common Announcement CHannel (CACH) is defined between the outbound bursts and is used for channel management (framing and access) as well as for low speed signalling.

One purpose of the CACH is to indicate the usage of the inbound channel. Since a two frequency BS is full-duplex it transmits simultaneously while it is receiving and shall send status information to all of the listening MS units about the channel status (idle or busy) of the inbound channel. When a MS unit wishes to transmit a data message, it shall wait until the inbound channel is flagged as Channel State Idle (CS\_Idle) before it transmits.

Figure 4.8 shows the timing relationship between a particular CACH burst and its corresponding inbound burst. Each CACH burst indicates the status of the inbound burst delayed by one slot to allow the receiver time to receive the CACH, decode the information, decide what action to take, and transition to transmit mode. In the example shown, the CACH burst preceding outbound channel 2 bursts indicates the status of the burst in inbound channel 2.

NOTE: This timing relationship is based on the shortest time period that can be used in practice.




Figure 4.8: Access type indicator timing

A second purpose of the CACH is to indicate the channel number of the inbound and outbound bursts as illustrated in figure 4.9. Each CACH burst defines the channel number for the outbound burst immediately following and the inbound burst delayed by one slot. In the example shown, the CACH burst indicates the position of inbound channel 2 and outbound channel 2.




Figure 4.9: CACH channel indicator timing

A third purpose of the CACH is to carry additional low speed signalling as described in clause 7.1.4.

### 4.6 Basic channel types

### 4.6.1 Traffic channel with CACH

The traffic channel with CACH is shown in figure 4.10. This channel type shall be used for outbound transmissions from a two frequency BS to a MS. The channel consists of two TDMA traffic channels (channels 1 and 2) as well as a CACH for channel numbering, channel access, and low speed data. This channel is transmitted continuously without gaps as long as the BS is activated. If there is no information to transmit, the BS shall transmit Idle messages to fill out the bursts.

NOTE: This channel type should also be used for continuous transmission mode between MS units.




Figure 4.10: Traffic channel with CACH

### 4.6.2 Traffic channel with guard time

The traffic channel with guard time is shown in figure 4.11. This channel type shall be used for inbound transmissions from a MS to a two frequency BS (see note). The channel consists of two TDMA traffic channels (channels 1 and 2) separated by a guard time to allow PA ramping and propagation delay. Three use cases are shown for this channel type:

- Use Case 1: Both channels utilized for traffic (see note).
- Use Case 2: A single channel (channel 1) utilized for traffic.
- Use Case 3: One channel utilized for traffic (channel 2) while the other is used for short standalone Reverse Channel bursts (channel 1).

NOTE: The first use case should also be used for communication via a single frequency BS where the Forward channel is MS to BS and the Backward channel is BS to MS.




Figure 4.11: Traffic channel with guard time

### 4.6.3 Bi-directional channel

The bi-directional channel is shown in figure 4.12. This channel type is used for direct mode communication between MS units. The channel consists of a Forward and a Backward TDMA traffic channels on the same frequency separated by guard times. Three use cases are shown for this channel type:

- Use Case 1: Both physical channels utilized for duplex traffic (Forward and Backward).
- Use Case 2: A single physical channel (Forward) utilized for traffic.
- Use Case 3: One channel utilized for traffic (Forward) while the other is used for short Reverse Channel signalling (Reverse).




Figure 4.12: Bi-directional channel

# 5 Layer 2 protocol description

The following clauses describes the layer 2 protocol and defines the operation of the Data Link Layer (DLL) of the DMR Air Interface. The protocol description is made in terms of the timing relationship and the channel access rules.

# 5.1 Layer 2 timing

### 5.1.1 Channel timing relationship

The channel designation of "1" and "2" refer to physical channels that have a strictly defined relationship. The physical channel 1 and 2 bursts in the inbound channel are offset in time from the channel 1 and 2 bursts in the outbound channel. Various call types and services can require specific timing relationships between the inbound and outbound channels which lead to the definition of a number of logical channels.

Voice and data sessions require both an inbound and an outbound channel. These traffic channels can be either aligned in time (aligned channels) or non-aligned (offset channels) as described in clause 5.1.1.1 and 5.1.1.2. MSs must be aware if aligned channel timing or offset channel timing is expected by the BS.

### 5.1.1.1 Aligned channel timing

Aligned timing supports Reverse Channel signalling by providing the receiving MS with a Reverse Channel transmit opportunity on the inbound channel without missing any of its outbound traffic.

NOTE 1: The physical channel numbers for inbound and outbound channels are different as shown in figure 5.1.




Figure 5.1: Aligned channel timing

Aligned timing also supports "MS to MS" duplex traffic by allowing a MS to transmit in one timeslot and receive the repeated transmission of the other MS on the alternative timeslot.

NOTE 2: MS to MS timing requirements apply when communicating through a BS.

#### 5.1.1.2 Offset channel timing

Offset timing supports "MS to fixed end" duplex traffic by allowing a MS to transmit in one time slot and receive the fixed end transmission on the alternate time slot.

NOTE: The physical channel numbers for inbound and outbound channels are the same as shown in figure 5.2.




Figure 5.2: Offset channel timing

### 5.1.2 Voice timing

#### 5.1.2.1 Voice superframe

Vocoder frames shall be transmitted using a six burst, 360 ms, superframe as shown in figure 5.3. Complete TDMA superframes are repeated for the duration of the voice message. The bursts of a superframe are designated with letters "A" through "F". Burst A marks the start of a superframe and always contains a voice SYNC pattern. Bursts B to F carry embedded signalling in place of the SYNC pattern.




Figure 5.3: Voice superframe

#### 5.1.2.2 Voice initiation

For conventional systems voice transmissions shall be preceded with a single fragment LC header which contains addressing information. The sequence of information during voice initiation is shown in figure 5.4. The voice message begins with a LC header burst, and then continues with voice superframes. Details of the LC header are given in clause 7.1.




Figure 5.4: Voice initiation with LC header

In trunked systems voice may be transmitted without any preceding header as shown in figure 5.5. Other MS units on the traffic channel can determine the source and destination groups/units based on trunking control signalling.

NOTE 1: Not having to transmit the preceding header allows the initial speech delay to be reduced. However, MSs and BSs will only be permitted to omit the preceding header if this feature is supported by the system configuration.

NOTE 2: Using a preceding LC header in trunked systems is optional.




Figure 5.5: Voice initiation without header

For conventional systems a LC header shall be sent and a PI header may be sent at the beginning of the voice transmission as illustrated in figure 5.6. In this case, the LC header shall precede the PI header.




Figure 5.6: Voice initiation with LC and PI header

For trunked systems a PI header may be sent at the beginning of the voice transmission to indicate privacy status and properly initialize any privacy functions. The sequence of information is shown in figure 5.7. To support late entry, additional privacy information may be interleaved throughout the voice message.




Figure 5.7: Voice initiation with PI header

#### 5.1.2.3 Voice termination

Voice calls speech items shall be terminated by sending a general data burst with a data SYNC pattern instead of a voice SYNC pattern in the burst immediately following the end of a voice superframe. This is illustrated in figure 5.8.

NOTE: For an inbound (two or single frequency) BS channel and direct mode a terminator with LC is used for the general data burst. In all other cases, the voice termination with LC may be used in the general data burst.




Figure 5.8: Voice termination

Since the data SYNC is sufficient to indicate the end of a voice call speech item, any general data burst shall work as a terminator message.

### 5.1.3 Data timing

The present document defines single slot and dual slot data transmission modes. The differences between these two modes are only the bit rate offered to upper layers of the DMR stack leaving unchanged the format of the carried messages.

NOTE: It is a function of system implementation which data transmission modes are used.

### 5.1.3.1 Single slot data timing

Figure 5.9 illustrates one example of timing for single slot inbound data transmission. The single slot data transmission shall be initiated with one or two data headers that contain addressing as well as information about the payload. These headers are followed by one or more data blocks. The last block in the transmission contains payload and CRC to verify that the entire data message was successfully transferred. A complete description of the data transmission possibilities will be presented in part 3 of this multi-part standard.

Figure 5.9 illustrates an exchange between a MS and the infrastructure where a single data header is required.



Figure 5.9: Single header data timing

Figure 5.10 illustrates a single slot inbound data transmission exchange between two MS for which two data headers are required.



Figure 5.10: Dual header data timing

The single slot data transmission mode is applicable to:

- direct channels; or
- single frequency repeater; or
- 1:1 repeater systems with reverse channel; or
- 1:1 repeater systems with no reverse channel; or
- 2:1 repeater systems.

#### 5.1.3.2 Dual slot data timing

Figure 5.11 illustrates the timing for an outbound dual slot data occurrences. This example illustrates a transmission initiated with one data header. The header is followed by one or more data blocks (twelve in this example). The last block in the transmission contains payload and CRC to verify that the entire data message was successfully transferred.

NOTE: A complete description of the data transmission possibilities will be presented in part 3 of this multi-part standard.




Figure 5.11: Dual slot data timing

The dual slot data transmission mode is applicable to:

- direct channels; or
- 1:1 repeater systems with no reverse channel.

### 5.1.4 Traffic timing

### 5.1.4.1 BS timing

The following figures illustrate example timings for repeated traffic. The repeat delay will be based on the type of logical channel used (offset or aligned channels) as well as the ability of the BS to process the information.

NOTE: Some BS or system implementations can result in longer timing delays than those shown in the following examples.

Figure 5.12 shows an example timing diagram for repeated traffic using aligned traffic channels. In this example, the MS transmits on inbound channel 2 and receive on outbound channel 1. Consequently, there is an inherent 60 ms delay in the repeat path.




Figure 5.12: Aligned channels BS timing

Figure 5.13 and figure 5.14 show example timing diagrams for repeated traffic using Offset traffic channels. In these examples, the MS transmit on the inbound channel 2 and listen to the outbound channel 2. If the BS is capable of processing the inbound traffic and repeating it on the next outbound slot, there will be a 30 ms delay in the repeat path as shown in figure 5.13.




Figure 5.13: Offset channels repeated voice timing - 30 ms delay

If the BS is not capable of processing the inbound traffic and repeating it on the next outbound slot, there will be at least a 90 ms delay in the repeat path as shown in figure 5.14.




Figure 5.14: Offset channels repeated voice timing - 90 ms delay

### 5.1.4.2 Single frequency BS timing

Figure 5.15 illustrates an example timing diagram for a single frequency BS. In this example, the MS transmits on the inbound channel, which is one of the TDMA physical channels. The BS re-transmits the outbound voice on the alternate TDMA channel.




Figure 5.15: Single frequency BS timing

If the BS is not capable of processing the inbound traffic and repeating it on the next outbound slot, there will be a 3 burst (90 ms) delay in the repeat path as shown.

#### 5.1.4.3 Direct mode timing

Figure 5.16 illustrates an example timing diagram for direct mode traffic. In this example, the MS transmits on the forward channel, which is one of the TDMA physical channels.




Figure 5.16: Direct mode timing

### 5.1.4.4 Time Division Duplex (TDD) timing

Figure 5.17 shows an example timing diagram for TDD (duplex) voice. In this example, the MS transmits voice on inbound channel 2 and listen to voice on the outbound channel 2.




Figure 5.17: TDD voice timing

#### 5.1.4.5 Continuous transmission mode

The format for Continuous Transmission uses the "Traffic Channel with CACH" defined in clause 4.6.1. In this mode, however, two traffic channels and the CACH are transmitted by a MS instead of a BS. In order to completely fill the channel, identical traffic is sent on both channel 1 and channel 2. Link Control signalling can be sent via the CACH if desired. Since there is no BS, only MS sourced SYNC patterns are used.

An example of continuous transmission for voice is illustrated in figure 5.18. This example shows a call initiated on channel 1 using an LC header, lasting a single voice superframe, and ending with a Terminator with LC. Voice traffic is sent using the inbound voice superframe defined in clause 5.1.2.1. Identical traffic is sent one burst later in channel 2 as shown.




Figure 5.18: Continuous transmission mode for voice

An example of continuous transmission for data is illustrated in figure 5.19. This example shows a data transaction on channel 1 initiated using the Enhanced Addressing Data Headers, lasting five data blocks, and ending with a Last Data Block. Identical traffic is sent one burst later in channel 2 as shown.




Figure 5.19: Continuous transmission mode for data

NOTE: If no CACH payload is available to transmit, "Null" LCs will be sent.

### 5.1.5 Reverse Channel timing

In order to support certain facilities, both the BS and MS units may send Reverse Channel signalling back to a source while it is transmitting. The following Reverse Channel signalling are defined:

- Embedded Reverse Channel signalling;
- Dedicated Reverse Channel signalling; and
- Standalone Reverse Channel signalling.

Embedded and Dedicated Reverse Channel signalling is used for the outbound channel, the Standalone Reverse Channel signalling is used for the inbound channel and direct mode.

Embedded Reverse Channel signalling has the benefit of using only small amounts of bandwidth but is slow since the fields set aside for Reverse Channel are widely spaced. Dedicated Reverse Channel signalling has the benefit of fast response since an entire channel is set aside for this purpose but supports only a single call on an RF channel.

#### 5.1.5.1 Embedded outbound Reverse Channel

Embedded Reverse Channel signalling utilizes the 48-bit field defined for the centre of the burst in order to provide Reverse Channel information. This type of channel may be available both in 1:1-mode and 2:1-mode of operation.

On the outbound path, embedded Reverse Channel information is carried on the alternate channel of the intended target MS. For example, calls using outbound channel 2 for traffic will use outbound channel 1 for RC information. An RC packet is sent every 360 ms regardless of the traffic type. This strict period allows the target MSs to always know where to expect Reverse Channel signalling without decoding other information, such as syncs or headers, on the alternate channel. Once the target receiver synchronizes to the Reverse Channel, there will be little ambiguity on whether or not to process the embedded field as RC.

Figure 5.20 illustrates an example of Reverse Channel timing and access in the aligned channel timing mode. The bursts in outbound channel 1, which carry the traffic for call "A", contain SYNC or embedded signalling data as dictated by the content of call A except for every 6<sup>th</sup> burst which carries the Reverse Channel information for call "B". The MSs receiving call "B" listen to outbound channel 2 for their traffic and channel 1 for Reverse Channel information. This arrangement allows the transmitter for call B to receive Reverse Channel information without interrupting its transmission as shown in the diagram.

NOTE 1: This method of Reverse Channel signalling requires the use of aligned traffic channels.

NOTE 2: The Reverse Channel period remains fixed once it is established, therefore the BS may need to delay data and voice outbound transmissions by one burst to prevent their required SYNC bursts coinciding with the Reverse Channel position.




Figure 5.20: Embedded outbound Reverse Channel timing

Since a known timing relationship between the two channels can help a receiver determine the RC period faster and more reliably, the Reverse Channel is offset approximately 1/2 a superframe between the two channels. When the BS is activated the RC will be in the 3<sup>rd</sup> burst of slot 2 and the 6<sup>th</sup> burst of slot 1. Since this ties the location of the RC burst to other signalling (i.e. synchronization), the MS can be reasonably sure that it is correctly decoding the Reverse Channel.

#### 5.1.5.2 Dedicated outbound Reverse Channel

For Dedicated Reverse Channel signalling, one outbound channel shall be used for voice/data traffic while the other outbound channel may be used for Reverse Channel signalling. This type of channel may be available only in a 1:1-mode of operation.

The RC information is carried in the 48-bit embedded field of a general data burst as it was for the embedded RC. However, every burst on the secondary channel carries either Reverse Channel information or a SYNC pattern embedded within an Idle burst. The mix of Reverse Channel bursts and SYNC bursts can be changed dynamically by the BS based on perceived instantaneous needs. The mix can vary from all syncs to all Reverse Channel and anywhere in between.

Figure 5.21 illustrates an example of Reverse Channel timing and access.




Figure 5.21: Dedicated outbound Reverse Channel timing

The bursts in outbound channel 1 carry the traffic for call "A". The bursts in outbound channel 2 contain either SYNC or Reverse Channel signalling within an Idle burst. When required, this arrangement can deliver Reverse Channel information every 60 ms. The diagram shows how the transmitter for call "A" can transition after every inbound burst to the outbound channel, recover the Reverse Channel, and transition back to the inbound transmission.

#### 5.1.5.3 Standalone inbound Reverse Channel

Inbound standalone Reverse Channel bursts may be used by MSs that want to generate Reverse Channel signalling. One inbound channel shall be used for voice or data traffic while the other inbound channel shall be used for Reverse Channel signalling. This type of channel may be available only in a 1:1-mode of operation. The shortened nature of the standalone burst allows the MS to transition from receiving an outbound burst to transmitting an inbound standalone RC burst and back to receiving an outbound burst.

Figure 5.22 illustrates an example of Reverse Channel timing and access.




Figure 5.22: Standalone inbound Reverse Channel timing

The bursts in inbound channel 2 carry the traffic for call "A". The bursts in inbound channel 1 are unused except for the instance of a standalone RC burst that is shown.

#### 5.1.5.4 Direct mode Reverse Channel

Reverse Channel signalling may be used in direct mode to allow the receiver to signal the transmitter during a voice / data call without either party missing information.

NOTE: Reverse Channel signalling applies only to Tier II and Tier III products.

In direct mode, one burst of the TDMA channel shall be used as the forward path for traffic while the other burst (on the same RF frequency) shall be used as the reverse path for Reverse Channel signalling.

Figure 5.23 illustrates Reverse Channel signalling that is sent directly to a transmitting MS.




Figure 5.23: Direct Mode Reverse Channel timing

A standalone Reverse Channel burst shall be used that contains both SYNC and signalling. The arrows in the diagram indicate where the transmitting MS must transition to receive the Reverse Channel signal and transition back to the transmit mode. The receiving MS shall follow the same transitions from receiving the traffic to transmitting the Reverse Channel burst and back to receive.

### 5.2 Channel access

This clause describes the Tier II and Tier III products channel access rules and procedures that MS units shall use to conform to when transmitting both on two frequency BS and single frequency (bi-directional) channels. These channel access accommodate different levels of MS "politeness" (e.g. Listen Before Transmit (LBT)) and take account of co-existence with analogue activity and other digital protocols on the same RF carrier.

Tier I products channel access may use LBT channel access rules.

This clause also describes how BSs are able to restrict channel access while activity is present (or expected) on their inbound channels and during call hang time periods. However, it should be noted that there is a wide degree of flexibility for the way in which BSs may regulate channel access, thereby allowing different BS implementations to restrict channel access according to their particular system requirements.

Figure 5.24 illustrates the following three use cases for a two frequency BS channel consisting of an outbound channel and an inbound channel:

- Use Case 1: Either for two independent "repeated" simplex calls, two independent "MS to fixed end" duplex calls or a single "repeated" duplex call.
- Use Case 2: Either for a single "repeated" simplex call or a single "MS to fixed end" duplex call.
- Use Case 3: For a single "repeated" simplex call with reverse channel.




Figure 5.24: Two frequency BS channel

Figure 5.25 illustrates the following three use cases for a single frequency bi-directional channel:

- Use Case 1: Either for a "direct" duplex call or a single frequency "repeated" simplex call.
- Use Case 2: For a "direct" simplex call.
- Use Case 3: For a "direct" simplex call with reverse channel.




Figure 5.25: Single frequency (bi-directional) channel

### 5.2.1 Basic channel access rules

### 5.2.1.1 Types of channel activity

When accessing a channel to transmit, a DMR entity (MS or BS) shall take account of the following types of activity which may already be present on the channel:

- DMR activity;
- other digital protocol activity (see note 1 and 2);
- analogue activity (see note 1).

NOTE 1: DMR entities are able to coexist with non-DMR entities.

NOTE 2: DMR entities employing the 2-slot TDMA protocol are not expected to coexist on the same channels as DMR entities employing the continuous transmission mode protocol.

When determining whether activity is present on a channel, a DMR entity shall monitor the RSSI level. If after a maximum period of time T\_ChMonTo the RSSI level has not exceeded a configurable (within a predefined range) threshold N\_RssiLo, then the DMR entity shall assume that activity is not present on the channel (see note 3). If however the RSSI level does exceed threshold, then the DMR entity shall assume that activity is present on the channel and it shall attempt to become frame synchronized to the activity for specific channel access policies, as defined in later clauses of the present document. If the DMR entity is successful in becoming frame synchronized to the activity, then the DMR entity shall assume that DMR activity is present on the channel. If however after a maximum period of time T\_ChSyncTo the DMR entity has not become frame synchronized to the activity, then the MS shall assume that the activity is non-DMR activity.

NOTE 3: DMR entities may employ different N\_RssiLo values for different channel access policies.

#### 5.2.1.2 Channel status

For single frequency channels, while no activity is present the channel shall be considered "Idle" (CS\_Idle) and while activity is present (either DMR or otherwise) the channel shall be considered "Busy" (CS\_Busy).

For two frequency BS channels, while no activity is present on the outbound channel, MSs shall consider the inbound channel to be "Idle" and while non-DMR activity is present on the outbound channel, MS shall consider the inbound channel to be "Busy".

### 5.2.1.3 Timing master

For two frequency BS channels the timing master shall be the BS and MSs shall derive slot timing by monitoring the outbound channel and becoming frame synchronized to the outbound channel activity. The one exception to this rule shall be where a MS fails to detect outbound channel activity in which case it shall assume the BS to be inactive. Where this is the case, the MS shall be permitted to transmit asynchronous "BS activation" signalling to the BS in accordance with the "BS activation" feature (described in TS 102 361-2 [5]). On becoming activated, the BS shall commence transmitting activity on the outbound channel and the MS shall derive slot timing from this activity.

For direct channels there is no timing master and MSs shall be permitted to transmit asynchronously. The one exception to this rule shall be where a MS wishes to transmit in a reverse slot in which case it shall derive slot timing by monitoring the forward slots and becoming frame synchronized to the channel activity in the forward slots.

### 5.2.1.4 Hang time messages and timers

A voice call shall consist of a series of speech items separated by gaps known as "call hang time periods". Also, for two frequency BS channels, as soon as this call hang time period expires the BS may optionally remain active for a period of time known as the "channel hang time period".

For two frequency BS channels, the call hang time period T\_CallHt (which may be zero) shall be determined by the BS configuration and during this period of time the BS shall maintain the channel in the "Busy" state by transmitting Terminator with LC (hang time) messages on the outbound channel (with the source and destination IDs set to reflect the voice call in progress) and setting the AT bit to "Busy". MSs employing a "polite" level of politeness (see clause 5.2.6) shall not be permitted to transmit on the "Busy" channel unless they are either participating in the specified voice call or they are employing the "polite to own Colour Code" level of politeness (see clause 5.2.6) and their Colour Code is different to that contained in the hang time messages (see note). As soon as the call hang time period T\_CallHt expires, the channel hang time period T\_ChHt may optionally commence and during this period of time the BS shall maintain the channel in CS\_Idle state by setting the status bit to "Idle".

NOTE: If the Colour Code is different, then the hang time messages will be considered co-channel interference from another site.

### 5.2.1.5 Slot 1 and 2 dependency

If a system is configured for 2:1-mode of operation, then both inbound slots shall be available for traffic and the "Busy" status for each inbound slot shall be independently controlled. For example, a voice or data call may be in progress on one slot while the other slot is "Idle".

If a system is configured for 1:1-mode of operation and the dual slot data capability is used, then both inbound slot 1 and 2 shall be used for traffic. The BS shall be able to set the status of each inbound slot to "Busy" or "Idle" according to the incoming slots.

In all other cases of a system is configured for 1:1-mode of operation, then inbound slot 2 shall be used for traffic and inbound slot 1 may provide the optional inbound reverse channel signalling opportunities. The BS shall be able to set the status of each inbound reverse channel signalling opportunity to CS\_Busy or CS\_Idle. When set to CS\_Busy, an inbound reverse channel opportunity shall only be available to those MSs participating in the call in progress and when set to CS\_Idle, an inbound Reverse Channel opportunity shall be available to all MSs.

#### 5.2.1.6 Transmit admit criteria

Where a MS has been solicited to transmit a response, it may transmit the response in the expected time slot irrespective of whether the channel is CS\_Idle or CS\_Busy. Additionally, while a MS is partied to a voice call, it may transmit irrespective of whether the channel is CS\_Idle or CS\_Busy with DMR activity pertaining to the same voice call. However, for all other situations, subscribers shall be configurable to employ the following levels of "politeness" on a channel:

- **Polite to all**: The MS shall refrain from transmitting on a channel while the channel state is CS\_Busy with other activity (either DMR or otherwise).
- Polite to own Colour Code: The MS shall refrain from transmitting on a channel while the channel state is
  CS\_Busy with other DMR activity containing the MS's own (see note) Colour Code. For all other types of
  activity (including DMR activity containing a different Colour Code) already present on the channel, the MS
  shall transmit regardless.
- **Impolite**: The MS shall transmit on a channel regardless of any other activity (either DMR or otherwise) already present on the channel.

NOTE: This refers to the Colour Code that the MS intends embedding in its own transmission.

On a given channel, not all features may be supported the same level of politeness. So for example, voice transmissions may be configured to be "impolite" while packet data transmissions are configured to be "polite". Details of which levels of politeness are employed by which facilities are contained in TS 102 361-2 [5].

#### 5.2.1.7 Transmission re-tries

Certain transmissions solicit responses and where these responses are not received (e.g. due to collisions, interference etc.) the transmitting entity may repeat the original transmission a number of times either until the response is received or the transmitting entity gives up.

For two frequency BS channels, a MS transmitting a message that requires a response from the BS shall wait for a configurable number of slots for the response (this configuration parameter shall allow for different system delays). However, a BS transmitting a message that requires a response from a MS shall expect to receive the response within a configurable number of slots (see note 1).

NOTE 1: The waiting times for re-transmission and the maximum number of re-tries are defined facility-by-facility basis in TS 102 361-2 [5].

For single frequency (bi-directional) channels (see note 2), a DMR entity (MS or BS) transmitting a message that requires a response from another DMR entity expect to receive the response in the next but one slot.

NOTE 2: This refers to direct channels.

In all cases, if a response is not received within the expected number of slots, then the DMR entity shall repeat the message a number of times (each time waiting for a response) either until a response is received, the message has been repeated a maximum number of times or unexpected DMR activity is detected (i.e. DMR activity not related to the original message). If a response is eventually received, the procedure shall have concluded successfully, otherwise if no response is received or unexpected DMR activity is detected (see note), then the procedure shall have failed (see note 1).

NOTE 3: Where unexpected DMR activity is detected, certain facilities (e.g. data) may require a random back-off and re-try procedure.

### 5.2.2 Channel access procedure

The basic channel access rules are given in clause 5.2.1. This clause of the present document expands upon these rules and uses informative SDL diagrams where necessary to illustrate and highlight specific points in both peer to peer mode and repeater mode. Both peer to peer and repeater modes support impolite, polite to own colour code and polite to all channel access mechanisms. Repeater mode also supports a BS downlink activation mechanism that is initiated by the MS.

The different MS high level states as defined in annex G are used as the starting MS states when a transmission is requested. Channel access can also be requested from the Out\_of\_Sync\_Channel\_Monitored state (PS\_OutOfSyncChMon), which is a substate of the Out\_of\_Sync state (PS\_OutOfSync). For non-time critical applications the MS may also transition to the Holdoff state (PS\_Holdoff) while waiting for the channel to become CS\_Idle. These states are defined below:

- Out\_of\_Sync\_Channel\_Monitored (PS\_OutOfSyncChMon): An MS transitions to this state from PS\_OutOfSync after it has been monitoring the RF level and has not found SYNC for a duration of time long enough to establish knowledge of the channel. This time limit is established by the Monitor timer T\_Monitor. After the expiration of this timer the MS has determined the channel is idle with respect to DMR activity. In this state the MS continues to monitor the RF level and search for SYNC.
- **Holdoff (PS\_Holdoff):** An MS transitions to this state when a non-time critical transmission is requested and the channel is busy. Here the transmission request is queued by the MS. If a random holdoff is required the MS starts a random holdoff timer T\_Holdoff. The services that allow a transmission to enter this state are defined in TS 102 361-2 [5].

NOTE: T\_Holdoff is started for non-time critical transmissions.

### 5.2.2.1 Peer to Peer Mode Channel Access

In peer to peer mode it is possible to initiate channel access from any of the high level MS states as defined in annex G. These high level states include PS\_OutOfSync, PS\_InSyncUnknownSystem, PS\_NotInCall and PS\_OthersCall or PS\_MyCall. It is also possible to request channel access while in PS\_OutOfSyncChMon.

#### 5.2.2.1.1 MS Out of Sync Channel Access

The three access mechanisms from the High Level MS Out\_of\_Sync state are illustrated in figure 5.26. This is an informative SDL diagram that generically shows transmission request from the Out\_of\_Sync state. In the Out\_of\_Sync state the MS has not resided on the channel long enough to immediately know the status of the channel. Therefore it must attempt to qualify the channel status. Additionally for completeness, figure 5.26 shows how transitions from Out\_of\_Sync state to either Out\_of\_Sync\_Channel\_Monitored or In\_Sync\_Unknown\_System states occur. States not defined in the MS High Level SDL sections are Out\_of\_Sync\_Find\_Sync and In\_Sync\_Unknown\_System\_Find\_CC. These are defined below:

- Out\_of\_Sync\_Find\_Sync: After a MS has determined RF is present on the channel it transitions to this state and attempts to synchronize to the signal. Expiration of the Monitor Timer T\_Monitor while in this state implies the channel activity is non-DMR. For simplicity, this is illustrated as Find\_Sync in the following informative SDL diagrams.
- In\_Sync\_Unknown\_System\_Find\_CC: After a MS has synchronized to the channel it transitions to this state and attempts to decode the Colour Code present on the channel. Expiration of the TX\_CC\_Timer (T\_TxCC) while in this state implies the channel activity is for a different system. For simplicity, this is illustrated as Find\_CC in the following informative SDL diagrams.

A transmission request employing impolite channel access from the High Level MS Out\_of\_Sync state is always granted.

A transmission request employing either type of polite channel access policy from the High Level Out\_of\_Sync state will first measure the RF level present on the channel. If the measured RF level is less than the programmed RF threshold, then the transmission is granted for either polite access policy (see note). If the measured RF level is greater than or equal to the programmed N\_RssiLo and the requested polite channel access type is polite to all, the MS yields to the current channel activity and denies the transmission or places it in queue.

NOTE: DMR entities may employ different N\_RssiLo values for different channel access policies.

If the measured RF level is greater than or equal to the programmed N\_RssiLo, the requested polite channel access type is polite to own Colour Code and the Monitor Timer T\_Monitor has not expired the MS attempts to synchronize to the current channel activity. If the Monitor Timer T\_Monitor expires the MS assumes the channel activity was a non-DMR transmission and the transmission is granted. If the MS is able to synchronize to the channel activity, then it starts the TX\_CC\_Timer (T\_TxCC) and attempts to determine the Colour Code on the channel.

If the TX\_CC\_Timer (T\_TxCC) expires or the Colour Code does not match, then the MS grants the transmission. If the Colour Code matches, then the transmission is denied or placed in queue and the MS moves to the High Level Not\_in\_Call state.




Figure 5.26: Out\_of\_Sync SDL diagram

### 5.2.2.1.2 MS Out\_of\_Sync\_Channel\_Monitored Channel Access

The three access mechanisms from the Out\_of\_Sync\_Channel\_Monitored state are illustrated in figure 5.27. This informative SDL diagram describes a transmission request when the MS knows the channel is currently idle with respect to DMR activity and also knows the RF level on the channel.

All transmissions from this state are granted except when the polite channel access type is polite to all and the RF level exceeds N\_RssiLo. In this case the transmission is denied or placed in queue.




Figure 5.27: Out\_of\_Sync\_Channel\_Monitored SDL diagram

### 5.2.2.1.3 MS In\_Sync\_Unknown\_System Channel Access

The three access mechanisms from the High Level MS In\_Sync\_Unknown\_System state are illustrated in figure 5.28.

A transmission request employing impolite channel access policy from the High Level MS In\_Sync\_Unknown\_System state is always granted.

A transmission request employing a polite channel access type of polite to all from the High Level In\_Sync\_Unknown\_System state will deny the transmission or place in queue. Here the MS yields to the current channel activity.

A transmission request employing a polite channel access type of polite to own Colour Code from the High Level MS In\_Sync\_Unknown\_System will start the TX\_CC\_Timer (T\_TxCC). Here the MS attempts to determine the Colour Code on the channel. From this point the channel access is the same as from this point when channel access is requested from the High Level Out\_of\_Sync state.




Figure 5.28: In\_Sync\_Unknown\_System SDL diagram

#### 5.2.2.1.4 MS Not in Call Channel Access

A transmission request employing impolite channel access policy from the High Level MS Not\_in\_Call state is always granted.

A transmission request employing either polite channel access policy type from the High Level Not\_in\_Call state will be denied or placed in queue if it is non-time critical. This occurs since in order to reach this state the MS has matched the Colour Code. The MS will stay in the Not\_in\_Call state.

#### 5.2.2.1.5 MS Others\_Call Channel Access

A transmission request employing impolite channel access policy from the High Level MS Others\_Call state is always granted.

A transmission request employing either polite channel access policy type from the High Level Others\_Call state will be denied or placed in queue if it is non-time critical. This occurs since in order to reach this state the MS has matched the Colour Code. The MS will stay in the Others\_Call state.

### 5.2.2.1.6 MS My Call Channel Access

In this state the MS is party to the call and will use the impolite channel access method. This is regardless of the programmed channel access policy programmed into the MS.

### 5.2.2.2 Repeater Mode Channel Access

In repeater mode it is possible to initiate channel access from any of the high level MS states as defined in annex G. These high level states include Out\_of\_Sync, In\_Sync\_Unknown\_System, Not\_in\_Call and Others\_Call, In\_Session or My\_Call. It is also possible to request channel access while in the Out\_of\_Sync\_Channel\_Monitored state. When a transmission request occurs from the Out\_of\_Sync, or In\_Sync\_Unknown\_System states, the MS must first verify that the downlink is present. If it is not present, the MS attempts to activate the BS downlink.

#### 5.2.2.2.1 MS Out of Sync Channel Access

In repeater mode channel activity is not sufficient to grant a MS transmission from the High Level Out\_of\_Sync state. The MS must first sync to the downlink, match the Colour Code and determine the slotting structure. The three access mechanisms from the Out\_of\_Sync state are illustrated in figure 5.29. This is an informative SDL diagram that generically shows transmission requests from the Out\_of\_Sync state. In the Out\_of\_Sync state the MS has not resided on the channel long enough to immediately know the status of the channel. Therefore it must attempt to qualify the channel status. Additionally for completeness, figure 5.28 shows how transitions from Out-of\_Sync state to either Out\_of\_Sync\_Channel\_Monitored or In\_Sync\_Unknown\_System states occur. States not defined in the MS High Level SDL sections or the Peer to Peer Mode Channel Access section are TX\_Wakeup\_Message and In\_Sync\_Unknown\_System\_Find\_CC\_Slot. These are defined below:

- TX\_Wakeup\_Message: After a MS has determined that the correct BS downlink is not present, it transitions to this state and transmits a burst to activate the BS downlink.
- In\_Sync\_Unknown\_System\_Find\_CC\_Slot: After a MS has synchronized to the channel it transitions to this state and attempts to decode the Colour Code present on the channel and the slotting structure of the channel. Expiration of the TX\_CC\_Slot\_Timer (T\_TxCCSlot) while in this state implies the channel activity is for a different system.

No matter which channel access mechanism is desired from this state, the MS sets the Wakeup\_Message counter to zero. If the measured RF level is less than the programmed RF threshold N\_RssiLo, the MS transitions to the TX\_Wakeup\_Message state. Details on the TX\_Wakeup\_Message state are given in figure 5.32. If the measured RF level is greater than or equal to the programmed RF threshold N\_RssiLo then the MS transitions to Find\_Sync and attempts to acquire synchronization.

If the Monitor Timer T\_Monitor expires, it is assumed the channel activity was non-DMR. If the channel access policy is impolite or the policy type is polite to own Colour Code the MS transitions to the TX\_Wakeup\_Message state.

If SYNC is detected, the MS starts the TX\_CC\_Slot\_Timer (T\_TxCCSlot) and attempts to determine the Colour Code and slotting structure of the received signal. If the timer expires, then the MS transitions to the TX\_Wakeup\_Message state. If the Colour Code does not match, the MS denies or queues the transmission if the polite channel access type is polite to all or transitions to the TX Wakeup\_Message state if the channel access policy is impolite or the polite policy type is polite to own Colour Code. If the MS matches its Colour Code and determines the slotting structure, the MS moves to the High Level In\_Sync\_My\_System state. Transmissions from this state are defined in clause 5.2.2.2.5.

If the MS arrives at the Find\_Sync state from the TX\_Wakeup\_Message state, a Sync\_WU\_Timer (T\_SyncWu) has been started. If this timer expires, the MS transitions back to the TX\_Wakeup\_Message state.




Figure 5.29: Out\_of\_Sync SDL diagram

### 5.2.2.2.2 MS Out\_of\_Sync\_Channel\_Monitored Channel Access

The three access mechanisms from the Out\_of\_Sync\_Channel\_Monitored state are illustrated in figure 5.30. This informative SDL diagram describes a transmission request when the MS knows the channel is currently idle with respect to DMR activity and also knows the RF level on the channel.

Upon receiving the TX\_Request primitive, the Wakeup Message Counter is initialized to zero. A transition to the TX\_Wakeup\_Message state always occurs except when the polite channel access type is polite to all and the RF Level exceeds the RF threshold N\_RssiLo. In this case the transmission is either denied or placed in queue.




Figure 5.30: Out of Sync Channel Monitored Channel Access

### 5.2.2.2.3 MS In\_Sync\_Unknown\_System Channel Access

When channel access is requested from the High Level In\_Sync\_Unknown\_System state the MS sets the Wakeup\_Message counter to zero and starts the TX\_CC\_Slot\_Timer (T\_TxCCSlot) while it attempts to determine the Colour Code and slotting structure of the received signal. If the MS matches its Colour Code and determines the slotting structure, the MS moves to the High Level Not\_in\_Call state. Transmissions from this state are defined in clause 5.2.2.2.5.

If the T\_TxCCSlot expires or the Colour Code does not match and the channel access policy is impolite or the polite type is polite to Colour Code then the MS transitions to the TX\_Wakeup\_Message state. If the polite channel access type is polite to all then the transmission is either denied or placed in queue.




Figure 5.31: In Sync Unknown System SDL diagram

### 5.2.2.2.4 MS TX\_Wakeup\_Message

A MS transitions to this state after a transmission is requested but the correct downlink has not been identified. The MS compares the programmable WU\_Threshold N\_Wakeup with the Wakeup Message counter.. If the counter is equal toN\_Wakeup, the number of wakeup attempts has been exhausted and the transmission is denied or queued. If the counter is less than N\_Wakeup, the MS transmits a wakeup message, increments the Wakeup\_Message counter by one and starts the Sync\_WU\_Timer (T\_SyncWu). Then it transitions to the Find\_Sync state.




Figure 5.32: TX\_Wakeup\_Message SDL diagram

### 5.2.2.2.5 MS Not\_In\_Call Channel Access

The MS may be in this state when the TX\_request is initiated or may transition to this state after successfully activating the BS downlink. Either way, an impolite channel access policy transmission is granted and a polite channel access type transmission must first determine if the desired slot is idle. If the channel access policy is polite, the MS starts an Idle\_Search\_Timer (T\_IdleSrch). If the Idle\_Search\_Timer (T\_IdleSrch) expires before the channel is determined to be idle or the channel is determined to be busy the transmission is denied or queued. If the slot is determined to be idle the MS grants the transmission.




Figure 5.33: Not\_in\_Call SDL diagram

### 5.2.2.2.6 MS Others\_Call Channel Access

The MS will grant a transmission from the Others\_Call state if the channel access policy is impolite. It will deny or queue the transmission if the channel access policy is polite.




Figure 5.34: Others\_Call SDL diagram

### 5.2.2.2.7 MS My\_Call Channel Access

In this state the MS is party to the call and will use the impolite channel access method for voice calls. This is regardless of the programmed channel access policy programmed into the MS.

### 5.2.2.2.8 MS In\_Session Channel Access

In this state the MS is party to the call and will use the impolite channel access method for voice calls. This is regardless of the programmed channel access policy programmed into the MS.

#### 5.2.2.3 Non-time critical CSBK ACK/NACK channel access

Figure 5.35 illustrates the MS DLL when the MS receives an individually addressed CSBK that requires a non-time critical response. The response may be either an ACK or a NACK.

The DLL receives a TX\_CSBK primitive from the CCL while in the TX\_Idle state. TX\_Idle is a general state when the MS is currently not attempting to transmit. When attempting to transmit the NACK\_Rsp, the MS DLL starts the Idle\_Search Timer T\_IdleSrch and transitions to the Qualify\_Idle state. In this state if the channel is idle, the message is transmitted. However, while in this state if the timer expires or the channel is busy a Random\_Holdoff timer is started. Upon the expiration of this timer the MS transitions back to the Qualify\_Idle state. It is the responsibility of the DLL to attempt to transmit the message.




Figure 5.35: FNS Channel Access SDL diagram

# 6 Layer 2 burst format

The following clauses define the burst formats and channels for DMR. This includes voice bursts, general data bursts, and the Common Announcement CHannel. The bursts contain user data and/or signalling encapsulated in Protocol Data Units (PDUs), with its associated bits for error detection and/or correction. The PDUs and its information elements that are carried by these bursts are defined in detail in clause 9. The burst definition diagrams use the legends shown in figure 6.1. The exact bit position within a burst is defined in annex E.




Figure 6.1: Colour legends

### 6.1 Vocoder socket

The vocoder bits are carried in a voice burst over the air as shown in figure 6.2. Each voice burst provides a "vocoder socket" for  $2 \times 108$  bits vocoder payload (VS) to carry 60 ms of compressed speech. The vocoder bits are labelled VS(0) - VS(215) and are placed in the burst as shown in figure 6.2.




Figure 6.2: Generic voice burst

In addition to vocoder bits, these voice bursts carry either embedded signalling (EMB field + embedded signalling) or frame synchronization (SYNC) in the centre of the burst. This same format is used for both inbound and outbound bursts.

Figure 6.3 illustrates a voice burst containing frame synchronization. The SYNC pattern is described in clause 9.1.1.




Figure 6.3: Voice burst with SYNC

Figure 6.4 illustrates a voice burst containing embedded signalling and shows the parameters of the EMB field.




Figure 6.4: Voice burst with embedded signalling

The embedded signalling is either Link Control (LC) or Reverse Channel (RC) information.

### 6.2 Data and control

A single burst format shall be used for data and control, both inbound and outbound, as shown in figure 6.5. Also shown are the symbol numbers, counting left (L) and right I from the burst centre, of the information element boundaries.

Either a data SYNC or embedded signalling information shall be provided in the centre of every control burst in a manner similar to the voice bursts. Every data and control burst contains a 20-bit Slot Type PDU (SLOT) that defines the meaning of the 196 information bits. The purpose of the Data Type information element of the SLOT PDU shall be as defined in table 6.1 which shows also the used payload FEC. The detailed coding is described in clause 9.3.6. The SYNC pattern is described in clause 9.1.1.




Figure 6.5: General data burst

Table 6.1: Data Type information element definitions

Data Type	Purpose	Payload FEC				
PI Header,	Privacy Indicator information in a	BPTC(196,96)				
(see note)	standalone burst					
Voice LC Header	Indicates the beginning of voice	BPTC(196,96)				
	transmission, carries addressing					
	information					
Terminator with LC	Indicates the end of transmission,	BPTC(196,96)				
	carries LC information					
CSBK	Carries a control block	BPTC(196,96)				
MBC Header, see	Header for multi-block control	BPTC(196,96)				
note						
MBC Continuation,	Follow-on blocks for multi-block	BPTC(196,96)				
see note	control					
Data Header	Carries addressing and numbering	BPTC(196,96)				
	of packet data blocks					
Unconfirmed Data	Payload for unconfirmed packet	BPTC(196,96)				
Continuation	data					
Confirmed Data	Payload for confirmed packet data	Rate 3/4 Trellis				
Continuation						
Idle	Fills channel when no info to	BPTC(196,96)				
	transmit					
NOTE: This inform	ation element is not defined in the pres	sent document				
and is reserved for future use.						

### 6.3 Common Announcement Channel burst

The CACH exists on the outbound channel only. This field provides framing and access information for the bursts as well as low-speed data. This channel is not tied to channel 1 or 2 but is common between them, as shown in figure 6.6.




Figure 6.6: CACH burst

Of the 24 bits present in each CACH burst, 4 information and 3 parity bits are dedicated to framing and status. These bits, termed the TDMA Access Channel Type (TACT) bits, are protected by a Hamming (7,4) FEC code. The remaining 17 bits of each CACH burst carry signalling. No FEC is provided by the CACH for this signalling. Instead, any FEC and CRC is part of the payload, see clause B.2.3.

Since this is a common channel, not tied to either the channel 1 or 2, CACH bursts occur every 30 ms. This results in an overall payload bit rate of (17 bits/burst) / (30 ms/burst) = 566,67 bits/sec.

Where DMR activity is present on the outbound channel, then the AT bit in each CACH shall indicate to MSs whether the next slot on the inbound channel whose TDMA channel number is indicated by the TC bit (see figure 5.23 for details of the timing relationship between the CACH and inbound/outbound slots) is "Idle" or "Busy".

Typically a BS shall set the AT to "Busy" while DMR activity is present on the inbound channel. Additionally, BSs may also set the AT bit to "Busy" during the call hang time periods for voice calls and whenever activity (e.g. an acknowledgement) is anticipated on the inbound channel.

NOTE: LCSS indicates that this burst contains the beginning, end, or continuation of an LC or CSBK signalling. Due to the small number of bits available, there is no single fragment LC signalling defined.

### 6.4 Reverse Channel

### 6.4.1 Standalone inbound Reverse Channel burst

A standalone inbound Reverse Channel burst allows a MS to send Reverse Channel signalling on an inbound channel to a BS and or directly to another MS in direct mode. This burst combines both a 48-bit Reverse Channel SYNC word and a 48-bit embedded signalling field into a single burst as shown in figure 6.7. The use of previously defined fields allows the reuse of existing FEC codes and processing software for this burst type.

Combining the SYNC word and signalling in the same burst allows the MS to send the information in a single 30 ms window for low latency. Limiting the size to 96 bits allows a MS to transition from receiving traffic on one TDMA channel to transmitting Reverse Channel signalling on the other TDMA channel and back within a 30 ms window.




Figure 6.7: Standalone inbound Reverse Channel burst

The SYNC pattern is placed at the centre of the burst, as it is in all other bursts, so that a receiver can detect it using its normal SYNC detection mechanisms (see note). The signalling information is evenly distributed on either side of the SYNC for symmetry, providing the same transition time for a MS switching from RX to TX and from TX back to RX.

The 11 bits of Reverse Channel signalling is carried in the 32-bit field, labelled RC info + FEC Parity in the diagram. The LCSS field shall be set to indicate a single fragment LC packet. All other fields shall be set according to the current system configuration and mode of operation.

NOTE: Processing this Reverse Channel burst is optional. The BS ignores the RC burst if it does not support RC signalling.

### 6.4.2 Outbound reverse channel burst

An embedded outbound Reverse Channel burst allows the BS to send Reverse Channel signalling on an outbound channel to a MS within a traffic channel. This burst places the Reverse Channel signalling in a single embedded 48-bit EMB/LC field as shown in figure 6.8.




Figure 6.8: Outbound Reverse Channel burst

The Reverse Channel signalling is carried in an 11-bit field RC Info and is FEC encoded and interleaved as described in clause B.2.2. The LCSS field shall be set to indicate a single fragment LC packet. All other fields shall be set according to the current system configuration and mode of operation.

When a reverse channel opportunity arrives and there is not valid signalling to transmit, the Null embedded message, defined in clause D.1, shall be transmitted.

# 7 DMR signalling

### 7.1 Link Control message structure

For Link Control signalling a Full LC message and a Short LC message is defined.

The Full Link Control message contains a 72-bit information field and is carried by:

- voice and data (embedded);
- headers;
- terminators.

The general structure of the Full Link Control message is shown in figure 7.1.




Figure 7.1: Full LC message structure

The Full LC contains 7 octets of data (see note 1) associated with the Full LC Opcode (FLCO) and and the Feature ID (FID) combination.

NOTE 1: The DATA information element contains feature specific information (e.g. Source ID and Destination ID) and is defined in TS 102 361-2 [5].

The Short Link Control message contains a 28-bit information field and is carried by the CACH. The general structure of the Short Link Control message is shown in figure 7.2.




Figure 7.2: Short LC message structure

The Short LC contains 3 octets of data (see note 2) associated with the Short LC Opcode (SLCO).

NOTE 2: The DATA information element contains feature specific information and is defined in TS 102 361-2 [5].

### 7.1.1 Voice LC header

When sent, a header burst shall be sent at the start of a voice transmission, using the general data format, to indicate the beginning of a voice transmission (see clause 5.1.2.2). The LC header contains a Full Link Control Header PDU, the general structure of which is described in clause 7.1.

Figure 7.3 illustrates how the 72-bit LC field, along with a 24-bit checksum, is carried in a single general data burst. The Data Type field of the Slot Type field shall be set to "Voice LC Header".




Figure 7.3: LC Voice header format

### 7.1.2 Terminator with LC

Voice call speech items may be terminated by transmitting a burst containing a data SYNC immediately after the last voice burst.

The 72 bits of LC information are protected using a 24-bit CRC and a BPTC FEC as shown in figure 7.4. The Data Type field of the Slot Type field shall be set to "Terminator with LC".




Figure 7.4: Terminator with LC

### 7.1.3 Embedded signalling

In order to facilitate late entry, LC messages shall be carried in the embedded field of the voice bursts. A 72-bit LC message, after FEC encoding and fragmenting, fits into the embedded field of four bursts as described in clause B.2.1. This means that a 6-burst voice superframe can allocate one burst for sync, four bursts for LC, and one burst for the Reverse Channel as shown in figure 6.4.

The beginning, continuation, and end of a complete LC message are framed using the LCSS bits of the EMB field as described in clause 6.1. Non-LC embedded signalling types may be inserted within a multi-part LC by setting the LCSS bits to indicate that this burst contains a "Single Fragment LC Packet".

NOTE: The interpretation of these non-LC bursts is dependent on call type and context.

#### 7.1.3.1 Outbound channel

In order to support Reverse Channel features in the outbound channel, a single burst from each outbound voice superframe shall be dedicated for Reverse Channel signalling, as shown in figure 7.5.




Figure 7.5: Outbound voice superframe example

Burst A always contains a voice SYNC pattern and one of the other voice bursts, B to F, is dedicated for periodic Reverse Channel signalling as described in clause 5.1.5.1.

NOTE: Since the location of the Reverse Channel burst is fixed but the start of a voice superframe is random, then the burst used for RC signalling may vary from call to call.

The four remaining voice bursts, B to F, in the voice superframe carry embedded signalling messages. An example outbound voice superframe is shown in figure 7.5, where the C burst is used for Reverse Channel signalling.

### 7.1.3.2 Inbound channel

The inbound voice superframe shall not contain a reverse channel, therefore in order to maintain consistent timing between the inbound and outbound LC messages, burst F of an inbound voice superframe shall always be filled with Null information, thereby ensuring that a single LC message is sent in every voice superframe. This is illustrated in figure 7.6.




Figure 7.6: Inbound voice superframe

### 7.1.4 Short Link Control in CACH

A Short LC message has been specifically defined to be carried by the CACH as shown in figure 7.7. The LC PDU has a length of 36 bits and is protected using a block product turbo code as described in clause B.1.1.




Figure 7.7: Short LC in CACH

The resulting FEC matrix is interleaved over multiple CACH bursts for resistance to errors. Each LC fragment is further interleaved with the CACH TACT bits as it is placed into the CACH field. Since the entire payload can be delivered in 4 CACH bursts, one message can be sent every  $4 \times 30 \text{ ms} = 120 \text{ ms}$ .

# 7.2 Control Signalling Block (CSBK) message structure

The CSBK message contains a 96-bit information field.

The general structure of the CSBK message is shown in figure 7.8.




Figure 7.8: CSBK message structure

The CSBK contains 8 octets of data (see note 1) associated with the CSBK Opcode (CSBKO) and the Feature ID (FID) combination.

NOTE 1: The DATA information element contains feature specific information (e.g. Source ID and Destination ID) and is defined in TS 102 361-2 [5].

NOTE 2: Where a multiple block CSBK is transmitted, the blocks are transmitted contiguously with the LB bit set to  $0_2$  for all blocks except for the last block. The last block in the CSBK sets the LB bit to  $1_2$ .

# 7.2.1 Control Signalling BlocK (CSBK)

The 96 bit CSBK (80 bits of signalling + 16 bits of CRC) shall be protected by a BPTC(196,96) FEC, as described in clause B. The information bits can be carried in a single data burst as shown in figure 7.9. The Data Type field of the Slot Type field shall be set to "CSBK".




Figure 7.9: CSBK format

### 7.3 IDLE burst

Idle bursts are transmitted by the BS when it has not other valid signalling or traffic to send. The Data Type field of the Slot Type field must be set to "Idle". The info fields of Idle messages will be filled with predetermined Pseudo-Random Fill Bits (PR FILL).




Figure 7.10: Idle burst format

These bits are encoded using BPTC(196,96) FEC and interleaver used for normal data and control as shown in figure 7.10. These bits are included only to enable continuous transmission by the BS. They are not intended to be read or processed by the MSs.

# 8 DMR Packet Data Protocol (PDP)

This clause defines DMR Packet Data Protocol (PDP) for packet data operation. Data messages of arbitrary length are transferred over the DMR Air Interface using a packet technique. The present document supports the following network layer protocol:

- Internet Protocol version 4 (Ipv4).

NOTE: For detailed description refer to RFC 791 [6].

DMR PDP extends DMR to act as an IP subnet. This enables application programmers to build their applications in a well standardized environment.

The implementation of BS IP routing and relaying as well as the connection to external networks is outside the scope of the present document.

### 8.1 Internet Protocol

Ipv4 provides a connectionless, best-effort datagram delivery between two service access points. Ipv4 protocol is called on by host-to-host protocols (e.g. TCP, UDP) in an internet environment. Ipv4 calls on Air Interface protocol to carry the IP datagram over the air.

### 8.2 Datagram fragmentation and re-assembly

Air Interface Protocol carries the IP datagrams over the air. It provides fragmentation and assembly, error correction and detection, confirmed delivery, and confidentiality over the air.

An IP datagram that is bigger than a maximum length is first split into fragments. Each fragment is then formed into a single packet consisting of a sequence of data blocks 1 to m preceded by one or two header blocks. Each block is protected by its own FEC code. The decomposition of an IP datagram is shown in figure 8.1 where each data packet has one header block. The transmission may use single slot or dual slot data capability.




Figure 8.1: Decomposition of datagram into packets

The maximum number of fragments of a single datagram is not bounded. Each fragment length may be variable but shall not exceed a maximum length of N\_DfragMax octets. Each fragment is in turn split into blocks with each block containing either 16 octets for confirmed or 12 octets for unconfirmed data transmission. There is a special block called a header block. One or two header block(s) are sent at the beginning of a data packet.

The maximum number of blocks in a packet, including the header block(s), N\_BlockMax is either:

a) for Confirmed data:

$$N\_BlockMax = \left\lceil \frac{N\_DFragMax - 12}{16} \right\rceil + 1 + N\_HeaderBlocks$$

b) for Unconfirmed data:

$$N\_BlockMax = \left\lceil \frac{N\_DFragMax - 8}{12} \right\rceil + 1 + N\_HeaderBlocks$$

The MS and BS shall have storage for a fragment of at least N\_DfragMax octets.

The header block has 4 bit Fragment Sequence Number (FSN) field that helps in reassembly of fragments. The MSB of FSN is a flag that indicates the last fragment. The least significant 3 bits are used for the sequence number of fragments. It starts from value  $000_2$  and cycles from  $001_2$  to  $111_2$ . The value  $000_2$  is used only for the first fragment.

The example in table 8.2 shows FSN coding of a datagram having 14 fragments.

Table 8.2: FSN coding scheme

Fragment	1	2	3	4	5	6	7	8	9	10	11	12	13	14
FSN	00002	00012	00102	00112	01002	01012	01102	01112	00012	00102	00112	01002	01012	1110 <sub>2</sub>
	(see								(see					(see
	note 1)								note 4)					note 3)
NOTE 1:	OTE 1: $FSN = 0000_2$ is used for first fragment only.													
NOTE 2:	$MSB = 0_2$ is used for all fragments except the last one.													
NOTE 3:	$MSB = \frac{1}{2}$ is used for last fragment only (14 in this example).													
NOTE 4:	Fragment 9 (etc.) is coded 0001 <sub>2</sub> and not 0000 <sub>2</sub> , see note 1.													

### 8.2.1 Header Block structure

The header blocks are distinguished from other bursts by the "Data Type" field of the "Slot Type" equal to "Data Header". The header block contains 10 octets of address and control information, followed by 2 octets of a header CRC error detection code. The header CRC is calculated from the first 10 octets of address and control using the cyclical redundant coding procedure commonly referred to as CRC-CCITT as described in clause B.3.9.

The structure of the first header block is shown in the figure 8.2. The first header block is always present in a data packet (including proprietary data packet).




Figure 8.2: Structure of the generic first header block

The structure of the Octet 9 depends upon whether the packet is Unconfirmed, Confirmed, or a Response packet. The type of the packet is indicated by the Format field.

The structure of the first header block for an Unconfirmed packet is shown in figure 8.3.




Figure 8.3: Specific first header block for Unconfirmed packet

The structure of the first header block for a Confirmed packet is shown in figure 8.4.




Figure 8.4: Specific first header block for Confirmed packet

The structure of the first header block for a Response packet is shown in figure 8.5.




Figure 8.5: Specific first header block for Response packet

The Unconfirmed Data Packet Header has the same structure as the Confirmed Data Packet Header, except that the Syn and N(S) fields shall be set to 0<sub>2</sub>. The "A" bit (bit 6 of octet 0) shall be set to 0<sub>2</sub> to indicate no response is required.

A proprietary data packet uses the unconfirmed, or confirmed, or response data header block as its first header block. It also has a second header block. The presence of second header block is indicated by the specific value (= 9) of the Service Access Point (SAP) of the first header. The structure of the second header block is shown in the figure 8.6.




Figure 8.6: Second header block of a proprietary packet

### 8.2.2 Data block structure

A data packet is protected by a 32-bit CRC over the data contents to allow the recipient to determine if the packet has been received without error. This CRC is positioned at the end of the packet, as the last four octets in the last block of the packet. This is referred to as the packet CRC and described in clause B.3.10. Additional octets may be appended to the end of the data in the packet, but before the CRC, to extend the total packet length to exactly fill all of the blocks in the packet. The number of additional octets is indicated by the Pad Octet Count field of the first header block. The service required to process the data packet is indicated by the SAP of the preceding header. The value of SAP for IP based packet is 4.

The number of blocks in the packet excluding the first header block is indicated in the header block by the field Blocks To Follow.

Data may be sent with either confirmed delivery or unconfirmed delivery. Confirmed delivery is used to require the recipient of the packet to send an acknowledgment of receipt. Unconfirmed delivery is used if the originator of the packet does not require an acknowledgment. The distinction between confirmed and unconfirmed packet is indicated in the Format field of the header block.

### 8.2.2.1 Unconfirmed data block structure

The Unconfirmed data blocks are distinguished from other bursts by the "Data Type" field of the "Slot Type" equal to "Unconfirmed Data Continuation". Unconfirmed data blocks are packets with unconfirmed delivery put 12 octets in each block, and protect each block with a BPTC(196, 96) code. The Last Block shall contain a data CRC in the last four octets. The formula for the number of octets of user is as follows:

Number Data Octets = 12 × (Blocks To Follow - no. of additional headers) - 4 - Pad Octet Count

The Unconfirmed data block format is shown in figure 8.7.




Figure 8.7: Unconfirmed data block format

#### 8.2.2.2 Confirmed data block structure

The Confirmed data blocks are distinguished from other bursts by the "Data Type" field of the "Slot Type" equal to "Confirmed Data Continuation". In the case of confirmed delivery, a data block contains 16 octets of data, and two octets of control data (a 7-bit block serial number and a 9-bit CRC). The 9-bit CRC is calculated over 7-bit data block serial number concatenated with user data in the block. Each block in the packet is protected with a rate 3/4 Trellis code.

The Confirmed data block format is shown in figure 8.8.




Figure 8.8: Confirmed data block format

The block serial number and CRC allow the recipient to distinguish the data blocks that were received correctly. In case of confirmed delivery, the recipient sends an acknowledgment back to the sender to request a retransmission of only the corrupted blocks. This is called selective ARQ.

The block serial number is used to distinguish a corrupted block. The serial number of the data blocks of a packet start at 0 and increment up to (Blocks To Follow - numbers of headers). On subsequent retries, the sender sends the corrupted blocks with their serial numbers.

### 8.2.2.3 Response packet format

The Response packet is used to confirm the delivery of confirmed data packets. The recipient sends a response packet when "A" bit (in the header block) of the received packet is set. The response packet header block is shown in figure 8.5.

The Class, Type and Status field in the header block of a response packet specifies the meaning of the response as shown in table 8.3.

In the case where blocks are to be selectively retried, the Class field shall be set to 10<sub>2</sub>, and subsequent blocks of additional information are appended to the header block. The number of blocks is indicated in the Blocks To Follow field. The format for data blocks is shown in figure 8.11 for the case where only a single data block follows the response packet header. It contains selective retry flags for up to 64 blocks. If more flags are necessary, then two blocks may be used and flags for up to 127 blocks are sent. The data blocks of the Response packet are distinguished from other bursts by the "Data Type" field of the "Slot Type" equal to "Unconfirmed Data Continuation".

A Flag bit is set to 12 to indicate the receipt of the corresponding block, and is set to 02 to indicate that the block should be retried. The position of a Flag bit indicates its corresponding block. Unused flag bits, i.e. the flag bits whose position number is more than the number of blocks used in the packet shall be set to  $1_2$ .

Table 8.3: Response Packet Class, Type, and Status definitions

Class	Type	Status	Message	Comment		
002	0012	N®	ACK	All blocks of all packets up to NI are successfully received		
012	0002	NI	NACK	Illegal format, NI may have no real meaning		
012	0012	NI	NACK	Packet CRC of a packet with NI failed		
012	0102	NI	NACK	Memory of the recipient is full		
012	0112	FSN	NACK	The received FSN is out of sequence		
012	1002	NI	NACK	Undeliverable		
012	1012	VI	NACK	The received packet is out of sequence, N(S) ≠ VI or VI + 1		
012	1102	NI	NACK	Invalid user disallowed by the system		
102	0002	NI	ACK	The recipient requests the selective retry of the blocks indicated in the		
				data block of the response packet		
NOTE 1:	: NI is the sequence number of the last packet successfully received by the recipient.					

NOTE 2: N(S) is the sequence number of the last packet sent by the sender.

NOTE 3: VI is the sequence number of the packet expected by the recipient.

NOTE 4: The FSN are the three least significant bits of the FSN field.

The CRC is the 32-bits CRC defined in clause B.3.10.




Figure 8.9: Response packet data block

#### 8.2.2.4 Hang time for Response packet

A receiving MS needs to send a response packet on receipt of a confirmed data packet. To ensure an immediate transmission of the response packet, the system reserves the channel for the response packet. This is called "data response hang time". The data response hang time is normally few bursts after the end of a data packet. In direct mode, it is the responsibility of the sending MS to indicate the data response hang time by transmitting a "Data Terminator LC". The recipient should send the response politely.

In repeater mode, it is the responsibility of a BS to indicate the data response hang time by transmitting a configurable number of "Data Terminator LC". To avoid collision, the repeater should also set the CACH"s AT bits to BUSY during the data response hang time. A MS should send a response packet impolitely during its "data response hang time". The figure 8.10 shows the structure of the "Data Terminator LC".




Figure 8.10: Data Terminator Link Control

# 9 Layer 2 PDU description

This clause describes the PDUs which apply to the DMR Air Interface layer 2.

The following clauses contain descriptions of the PDUs and the information elements contained within them. The structure of the PDU definition represented by the tables is as follows:

- the information element column gives the name of the contained element(s);
- the element length column defines the length of the element in bits;
- the remarks column contains other information on the information element.

The elements shall be transmitted in the order specified by the burst format with the top element of the table being transmitted first (before interleaving). The content of an information element is represented by a binary value and the Most Significant Bit (MSB) of that binary value shall be transmitted first (before interleaving).

# 9.1 PDUs for voice bursts, general data bursts and the CACH

## 9.1.1 Synchronization (SYNC) PDU

Frame synchronization is the initial step to receiving a message and shall be achieved before the embedded fields can be extracted, parsed and interpreted. The TDMA protocol consists of inbound voice, outbound voice, inbound data or control and outbound data or control modes. Different frame synchronization patterns will be used to distinguish these various modes. Using the initial synchronization to carry additional information to indicate these modes will reduce the number of required dedicated signalling bits in the burst structure.

The content of the SYNC PDU is shown in table 9.1.

Table 9.1: SYNC PDU

Information element	Length	Remark
SYNC	48	The synchronization pattern is defined in table 9.2

DMR shall have a SYNC pattern as shown in table 9.2.

NOTE: The TDMA protocol defines a unique 48-bit frame SYNC patterns for voice and data, they are the symbol-wise complement of each other. The frame SYNC correlator will find a positive result for voice mode and an equal but negative result for data when running a single correlator.

Table 9.2: SYNC patterns

	BS sourced												
	Hex	7	5	5	F	D	7	D	F	7	5	F	7
Voice	Binary	0111	0101	0101	1111	1101	0111	1101	1111	0111	0101	1111	0111
	Hex	D	F	F	5	7	D	7	5	D	F	5	D
Data	Binary	1101	1111	1111	0101	0111	1101	0111	0101	1101	1111	0101	1101
	MS sourced												
	Hex	7	F	7	D	5	D	D	5	7	D	F	D
Voice	Binary	0111	1111	0111	1101	0101	1101	1101	0101	0111	1101	1111	1101
	Hex	D	5	D	7	F	7	7	F	D	7	5	7
Data	Binary	1101	0101	1101	0111	1111	0111	0111	1111	1101	0111	0101	0111
RC	Hex	7	7	D	5	5	F	7	D	F	D	7	7
sync	Binary	0111	0111	1101	0101	0101	1111	0111	1101	1111	1101	0111	0111
	Reserved SYNC pattern												
	Hex	D	D	7	F	F	5	D	7	5	7	D	D
(See note)	Binary	1101	1101	0111	1111	1111	0101	1101	0111	0101	0111	1101	1101
NOTE 2: T	NOTE 2: The Reserved SYNC pattern is for future use.												

### 9.1.2 Embedded signalling (EMB) PDU

The EMB PDU shall be used for embedded signalling within a burst. The EMB PDU has a length of 16 bit and is placed in the burst as shown in clause 6.1. The content of the EMB PDU is shown in table 9.3.

**Table 9.3: EMB PDU content** 

Information element	Length	Remark				
Colour Code (CC)	4					
Privacy Indicator (PI)	1	(see note)				
Link Control Start/Stop (LCSS)	2					
EMB parity	9	The Quadratic Residue (16,7,6) FEC shall be used as described in				
		clause B.3.2				
NOTE: PI is not defined in the present document, see clause 9.3.2.						

# 9.1.3 Slot Type (SLOT) PDU

The SLOT PDU shall be used for data and control. The SLOT PDU has a length of 20 bits and is placed in the burst as shown in clause 6.2. The content of the SLOT PDU is shown in table 9.4.

**Table 9.4: SLOT PDU content** 

Information element	Length	Remark
Colour Code (CC)	4	
Data Type	4	
Slot Type parity	12	The Golay (20,8) FEC shall be used as described in clause B.3.1

#### 9.1.4 TACT PDU

The TACT PDU shall be used for framing and status of the CACH burst. The TACT PDU has a length of 7 bits, preceding the CACH signalling. The content of the TACT PDU is shown in table 9.5.

**Table 9.5: TACT PDU content** 

Information element	Length	Remark
Access Type (AT)	1	In continues transmission mode, for both voice and data, the AT bit is
		set to 1
TDMA Channel (TC)	1	
Link Control Start/Stop (LCSS)	2	
TACT parity	3	The Hamming (7,4) FEC shall be used as described in clause B.3.5

## 9.1.5 Reverse Channel (RC) PDU

The RC PDU shall be used for Reverse Channel signalling. The RC PDU has a length of 32 bits and embedded in the Reverse Channel burst as described in clause 6.4. The content of the RC PDU is shown in table 9.6.

Table 9.6: RC PDU content

Information element	Length	Remark
RC Info	11	
RC parity	21	A variable BPTC FEC shall be used as described in clause B.2.2

#### 9.1.6 Full Link Control (FULL LC) PDU

The FULL LC PDU shall be used as described in clause 7.1. The FULL LC PDU has a length of either 96 bits for header and terminator bursts or 77 bits for embedded signalling. The content of the FULL LC PDU is shown in table 9.7.

**Table 9.7: FULL LC PDU content** 

Information element	Length	Remark
Protect Flag (PF)	1	
Reserved	1	
Full Link Control Opcode	6	
(FLCO)		
Feature set ID (FID)	8	The FID shall be either SFID or MFID, see clause 9.3.13
Full LC Data	56	(see note 1)
Full LC CRC	(see note 2)	Either a Reed-Solomon (12,9) FEC for header and terminator
		burst, as described in clause B.3.7, or a 5 bit checksum for
		embedded signalling, as described in clause B.3.12, shall be used
NOTE 1: The data information element is defined by the feature protocol document TS 102 361-2 [5].		
NOTE 2: The length is either 24 bits for header and terminator bursts or 5 bits for embedded signalling.		

## 9.1.7 Short Link Control (SHORT LC) PDU

The SHORT LC PDU shall be used as described in clause 7.1. The SHORT LC PDU has a length of 36 bits. The content of the SHORT LC PDU is shown in table 9.8.

**Table 9.8: SHORT LC PDU content** 

Information element	Length	Remark
Short LC Opcode (SLCO)	4	
Short LC Data	24	(see note)
Short LC CRC	8	The 8 bit CRC shall be used as described in clause B.3.8
NOTE: The data information element is defined in TS 102 361-2 [5].		

# 9.1.8 Control Signalling Block (CSBK) PDU

The CSBK PDU shall be used for signalling as described in clause 7.2. A single CSBK PDU has a length of 96 bits. This CSBK PDU is shown in table 9.9. Where more than 96 bits are to be transmitted, CSBKs may be concatenated to form multiple CSBK PDUs.

Table 9.9: CSBK PDU content

Information element	Length	Remark
Last Block	1	
Protect Flag	1	
CSBK Opcode (CSBKO)	6	
FID	8	The FID shall be either SFID or MFID, see clause 9.3.13
CSBK Data	64	(see note)
CSBK CRC	16	The CRC-CCITT shall be used as described in clause B.3.9
NOTE: The data information element is defined by TS 102 361-2 [5].		

## 9.1.9 Pseudo Random Fill Bit (PR FILL) PDU

The Pseudo Random Fill Bit (PR FILL) PDU shall be used for Idle bursts as described in clause 7.3. The PR FILL PDU has a length of 96 bits. The calculation of these bits is described in clause D.2.

#### 9.2 Data related PDU description

This clause describes the PDUs related to the packet data protocol which apply to the DMR Air Interface layer 2.

## 9.2.1 Confirmed packet Header (C-HEAD) PDU

The C-HEAD PDU shall be used for confirmed data delivery as described in clause 8.2.1. The C-HEAD PDU has a length of 96 bits as shown in table 9.10.

**Table 9.10: C-HEAD PDU content** 

Information element	Length	Remark
Group or Individual	1	This bit is set to indicate that the destination LLID is for a group
Response Requested (A)	1	
Reserved	2	These bits shall be set to 0
Format	4	Data packet identification
SAP Identifier	4	
Pad Octet Count (POC)	4	
Logical Link ID (LLID)	24	Destination
Logical Link ID (LLID)	24	Source
Full Message Flag (FMF)	1	
Blocks to Follow (BF)	7	
Re-Synchronize flag (S)	1	
Send sequence Number (N(S))	3	
Fragment Sequence Number	4	
(FSN)		
Header CRC	16	The CRC-CCITT shall be used as described in clause B.3.9

## 9.2.2 Confirmed packet Data (C-DATA) PDU

The C-DATA PDU shall be used to carry user data for confirmed data delivery as described in clause 8.2.2.2. The C-DATA PDU has a length of 144 bits as shown in table 9.11.

**Table 9.11: C-DATA PDU content** 

Information element	Length	Remark
Data Block Serial Number (DBSN)	7	
C-DATA CRC	9	The CRC-9 shall be used for DBSN and user data as described in
		clause B.3.11
User Data	128	The user data field may contain pad octets

## 9.2.3 Confirmed Last Data block (C-LDATA) PDU

The C-LDATA PDU shall be used as the last data block carrying user data for confirmed data delivery as described in clause 8.2.2.2. The C-LDATA PDU has a length of 144 bits as shown in table 9.12.

**Table 9.12: C-LDATA PDU content** 

Information element	Length	Remark
Data Block Serial Number (DBSN)	7	
C-DATA CRC	9	The CRC-9 shall be used for DBSN and user data as described in
		clause B.3.11
User Data	96	The user data field may contain up to 12 pad octets
Message CRC	32	The 32-bit CRC shall be used for the data message as described
		in clause B.3.10.

## 9.2.4 Confirmed Response packet Header (C-RHEAD) PDU

The C-RHEAD PDU shall be used as the header to confirm delivery as described in clauses 8.2.1 and 8.2.2.3. The C-RHEAD PDU has a length of 96 bits as shown in table 9.13.

**Table 9.13: C-RHEAD PDU content** 

Information element	Length	Remark
Reserved	1	This bit shall be set to 0
Response Requested (A)	1	This bit shall be set to 0
Reserved	4	These bits shall be set to 0
Format	4	Data packet identification
SAP Identifier	4	
Pad Octet Count (POC)	4	
Logical Link ID (LLID)	24	Destination
Logical Link ID (LLID)	24	Source
Full Message Flag (FMF)	1	
Blocks to Follow (BF)	7	
Class	2	
Туре	3	
Status	3	
Header CRC	16	The CRC-CCITT shall be used as described in clause B.3.9

#### 9.2.5 Confirmed Response packet Data (C-RDATA) PDU

The C-RDATA PDU shall be used to identify data blocks to be selectively retried as described n clause 8.2.2.3. The C-RDATA PDU has a length of 96 bits as shown in table 9.14.

**Table 9.14: C-RDATA PDU content** 

Information element	Length	Remark
Retry Flags (RF)		Unused flag bits and bits corresponding to blocks with numbers higher than are used in the packet, shall be set to 1 <sub>2</sub>
Response CRC	32	The 32-bit CRC shall be used as described in clause B.3.10

#### 9.2.6 Unconfirmed data packet Header (U-HEAD) PDU

The U-HEAD PDU shall be used for unconfirmed data delivery as described in clause 8.2.1. The U-HEAD PDU has a length of 96 bits as shown in table 9.15.

Table 9.15: U-HEAD PDU content

Information element	Length	Remark
Group or Individual	1	This bit is set to indicate that the destination LLID is for a group
Response Requested (A)	1	This bit shall be set to 0
Reserved	2	These bits shall be set to 0
Format	4	Data packet identification
SAP Identifier	4	
Pad Octet Count (POC)	4	
Logical Link ID (LLID)	24	Destination
Logical Link ID (LLID)	24	Source
Full Message Flag (FMF)	1	
Blocks to Follow (BF)	7	
Reserved	4	These bits shall be set to 0
Fragment Sequence Number (FSN)	4	
Header CRC	16	The CRC-CCITT shall be used as described in clause B.3.9

# 9.2.7 Unconfirmed packet Data (U-DATA) PDU

The U-DATA PDU shall be used to follow the unconfirmed packet header carrying only user data information as described in clause 8.2.2.1. The U-DATA PDU has a length of 96 bits and may contain pad octets.

## 9.2.8 Unconfirmed Last Data block (U-LDATA) PDU

The U-LDATA PDU shall be used as the last data block carrying user data for unconfirmed data delivery as described in clause 8.3. The U-LDATA PDU has a length of 96 bits as shown in table 9.16.

Table 9.16: U-LDATA PDU content

Information element	Length	Remark
User Data	64	(see note)
Message CRC	32	The 32-bit CRC shall be used for the data message as described
		in clause B.3.10
NOTE: The user data field may contain up to 8 pad octets.		

#### 9.2.9 Proprietary Header (P-HEAD) PDU

The P-HEAD PDU shall be used when a manufacturer wants to add its own header. The P-HEAD PDU has a length of 96 bits as shown in table 9.17.

Table 9.17: P-HEAD PDU content

Information element	Length	Remark
SAP Identifier	4	
Format	4	Data packet identification
Manufacturer's Id (MFID)	8	
Manufacturer"s data	64	The syntax and semantics of these octets are proprietary
Header CRC	16	The CRC-CCITT shall be used as described in clause B.3.9

## 9.3 Layer 2 information element coding

The following clauses contain descriptions of the information elements contained within layer 2 PDUs, and provide a description of what the elements represent in relation to their bit representation. The structure of the tables are as follows:

- the information element column gives the name of the element;
- the element length column defines the length of the element in bits;
- the value column denotes fixed values or a range of values;
- the remarks column defines the meaning of the information element against each of its bit represented values.

#### 9.3.1 Colour Code (CC)

The CC information element differentiates signalling that originates at another site as shown in table 9.18.

**Table 9.18: Colour Code information element content** 

Information element	Length	Value	Remark
Colour Code	4	00002	CC 0
		etc.	etc.
		1111 <sub>2</sub>	CC 15

# 9.3.2 Privacy Indicator (PI)

The PI information element indicates if vocoder frames are using privacy mechanisms as described in table 9.19.

Table 9.19: Privacy Indicator information element content

Information element	Length	Value	Remark
Privacy Indicator	1	02	Reserved for future use. PI is not defined in the
		_	present document and shall be set to 0 <sub>2</sub>

# 9.3.3 LC Start/Stop (LCSS)

The LCSS information element is used for LC or CSBK signalling and indicates the start, continuation or end of a signalling as described in table 9.20.

Table 9.20: LC Start/Stop information element content

Information element	Length	Value	Remark	
LC Start/Stop	2	002	Single fragment LC or first fragment CSBK signalling,	
			see note	
		012	First fragment of LC signalling	
		102	Last fragment of LC or CSBK signalling	
		112	Continuation fragment of LC or CSBK signalling	
NOTE: There is no Single frag	NOTE: There is no Single fragment LC defined for CACH signalling.			

## 9.3.4 EMB parity

The EMB parity has a length of 9 bits. The Quadratic Residue (16,7,6) FEC shall be used as described in clause B.3.2.

#### 9.3.5 Feature set ID (FID)

The FID information element is used to identify one of several different "feature sets" as described in table 9.21.

Table 9.21: Feature set ID information element content

Information element	Length	Value	Remark
Feature set ID	8	000000002	Standardized feature set ID for the services and
		_	facilities defined in TS 102 361-2 [5] (SFID)
		000000012	Reserved for future standardization
		000000102	Reserved for future standardization
		000000112	Reserved for future standardization
		000001002	Manufacturer"s specific feature set ID (MFID)
		etc.	etc.
		01111111 <sub>2</sub>	Manufacturer"s specific feature set ID (MFID)
		1xxxxxxx <sub>2</sub>	Reserved for future MFID"s allocation (MFID)

#### 9.3.6 Data Type

The Data Type information element indicates the type of data or control that is being carried in a general data burst as described in table 9.22.

Table 9.22: Data Type information element content

Information element	Length	Value	Remark
Data Type	4	00002	PI Header
		00012	Voice LC Header
		00102	Terminator with LC
		00112	CSBK
		01002	MBC Header
		01012	MBC Continuation
		01102	Data Header
		01112	Unconfirmed Data Continuation
		10002	Confirmed Data Continuation
		10012	Idle
		10102	Reserved for future use
		1011 <sub>2</sub>	Reserved for future use
		11002	Reserved for future use
		1101 <sub>2</sub>	Reserved for future use
		1110 <sub>2</sub>	Reserved for future use
		11112	Reserved for future use

## 9.3.7 Slot Type parity

The Slot Type parity information element has a length of 12 bits. The Golay (20,8) FEC shall be used as described in clause B.3.1.

## 9.3.8 Access Type (AT)

The AT information element indicates whether the next inbound slot is busy or idle as described in table 9.23.

Table 9.23: Access Type information element content

Information element	Length	Value	Remark
Access Type	1	02	Inbound channel is idle
		12	Inbound channel is busy

## 9.3.9 TDMA Channel (TC)

The TC information element indicates whether the next inbound and outbound burst is channel 1 or channel 2 as described in table 9.24.

**Table 9.24: TDMA Channel information element content** 

Information element	Length	Value	Remark
TDMA Channel	1	02	Following outbound burst is channel 1
		12	Following outbound burst is channel 2

#### 9.3.10 Protect Flag (PF)

The Protect Flag is described in table 9.25.

Table 9.25: Protect Flag information element content

Information element	Length	Value	Remark
Protect Flag (PF)	1	02	Reserved for future use. PF is not defined in the
		_	present document and shall be set to 0 <sub>2</sub>

#### 9.3.11 Full Link Control Opcode (FLCO)

The FLCO information element is used to identify an "over-air" facility within a "facility set" identified by the FID as described in table 9.26.

Table 9.26: Full Link Control Opcode information element content

Information element	Length	Value	Remark
Full Link Control Opcode	6	any	Details of the FLCO element coding is defined in
·			TS 102 361-2 [5]

## 9.3.12 Short Link Control Opcode (SLCO)

The SLCO information element is used to identify the short LC message type as described in table 9.27.

Table 9.27: Short Link Control Opcode information element content

Information element	Length	Value	Remark
Short Link Control Opcode	4	any	Details of the SLCO element coding is defined in TS 102 361-2 [5]

## 9.3.13 TACT parity

The TACT parity information element has a length of 3 bits. The Hamming (7,4) FEC shall be used as described in clause B.3.5.

## 9.3.14 RC parity

The RC parity information element has a length of 21 bits. The variable BPTC FEC shall be used as described in clause B.2.2.

## 9.3.15 Group or Individual (G/I)

The G/I information element is used to indicate the confirmation of a data message as described in table 9.28.

Table 9.28: Group or Individual information element content

Information element	Length	Value	Remark
Group or Individual	1	02	The destination LLID is for an individual MS.
		12	The destination LLID is for a group of MSs.

#### 9.3.16 Response Requested (A)

The A information element is used to indicate the confirmation of a data message as described in table 9.29.

Table 9.29: Response Requested information element content

Information element	Length	Value	Remark
Response Requested	1	02	No Response
		12	Response Required

#### 9.3.17 Data Packet Format (DPF)

The DPF information element is used for data packet identification as described in table 9.30.

Table 9.30: Data packet format information element content

Information element	Length	Value	Remark
Data packet Format	4	00012	Response packet with confirmed delivery
		00102	Data packet with unconfirmed delivery
		00112	Data packet with confirmed delivery
		1111 <sub>2</sub>	Proprietary Data Packet
		others	Reserved

## 9.3.18 SAP Identifier (SAPID)

The SAPID information element in a header is used to identify the type of processing required for the following block(s). It is described in table 9.31.

Table 9.31: Service Access Point ID information element content

Information element	Length	Value	Remark
Service Access Point ID	4	4	IP based Packet data
		5	Address Resolution Protocol (ARP)
		9	Proprietary Packet data

## 9.3.19 Logical Link ID (LLID)

The LLID information element identifies either the source address (i.e. the MS unit) which sent the packet or the destination address (i.e. the MS unit or group of MS units) to which the packet is directed depending on the I/O information element as described in table 9.32.

Table 9.32: Logical Link ID information element content

Information element	Length	Value	Remark		
Logical Link ID	24	any	Details of the LLID element coding is defined in		
			TS 102 361-2 [5]		

#### 9.3.20 Full Message Flag (F)

The F information element is used in the receiver to signify that the Pad Octet Count information element indicates the amount of data being transported in the complete packet as described in table 9.33.

Table 9.33: Full Message Flag information element content

Information element	Length	Value	Remark	
Full Message Flag	1	12	First try for the complete packet	
		02	Subsequent tries	

### 9.3.21 Blocks to Follow (BF)

The BF information element specifies the number of blocks in the packet not including the header block as described in table 9.34.

Table 9.34: Blocks to Follow information element content

Information element	Length	Value	Remark
Blocks to Follow	7	any	Number of blocks to follow

#### 9.3.22 Pad Octet Count (POC)

The POC information element specifies the number of pad octets which have been appended to the user data octets to form an integer number of blocks as described in table 9.35.

The actual number of data octets is either:

- a) for confirmed data type:  $16 \times BF 4 POC$ ;
- b) for unconfirmed data type:  $12 \times BF 4 POC$ .

Table 9.35: Pad Octet Count information element content

Information element	Length	Value	Remark
Pad Octet Count	4	any	Number of pad octets appended to the user data

# 9.3.23 Re-Synchronize Flag (S)

The S information element is used to re-synchronize the physical sub-layer sequence numbers as described in table 9.36.

The receiver accepts the N(S) and FSN information elements in the message if the S bit is asserted. This bit effectively disables the rejection of duplicate messages when it is asserted. It should only be asserted on specially defined registration messages. On all user data messages, it should be cleared.

Table 9.36: Re-Synchronize Flag information element content

Information element	Length	Value	Remark
Re-Synchronize Flag	1	02	The receiver should not sync its sequence numbers with those in the
		_	header.
		12	The receiver should sync its sequence numbers with those in the
		_	header.

#### 9.3.24 Send sequence number (N(S))

The N(S) information element specifies the send sequence number of the packet as described in table 9.37.

This is used to identify each request packet so that the receiver may correctly order the received message segments and eliminate duplicate copies. The sequence number starts with 0 and is incremented modulo 8 for each new data packet that is transmitted. The transmitter shall not increment this counter for an automatic retry. The receiver maintains a receiver variable VI which is the sequence number of the last valid packet to be received. The receiver accepts packets with:

- a) N(S) = VI or VI+1; if
- b) N(S) = VI, then the packet is a duplicate; if
- c) N(S) = VI + 1, then the packet is the next one in the sequence.

Table 9.37: Send sequence number information element content

Information element	Length	Value	Remark
Send sequence number	3	any	The Packet Sequence Number of a sender. It is used
			for confirmed delivery of a packet.

#### 9.3.25 Fragment Sequence Number (FSN)

The FSN information element is used to consecutively number message fragments that together make up a longer data message as described in table 9.38.

The most significant bit shall be asserted for the last fragment in the chain, and shall be cleared otherwise. The three least significant bits correspond to the Fragment Sequence Number. They shall be set to  $000_2$  for the first fragment and shall be incremented for each subsequent message. When the number reaches  $111_2$  the next increment shall be  $001_2$  and **not**  $000_2$ . A logical message consisting of a single physical message (or packet) shall have a value of  $1000_2$  for the FSN. The example 1 below shows FSN of a datagram having 14 fragments.

EXAMPLE 1: FSN coding

Fragment	1	2	3	4	5	6	7	8	9	10	11	12	13	14
FSN	00002	00012	00102	00112	01002	01012	01102	01112	00012	00102	00112	01002	01012	1110 <sub>2</sub>

Table 9.38: Fragment sequence number information element content

Information element	Length	Value	Remark
Fragment sequence number	4	0xxx <sub>2</sub>	Subsequent fragment with number xxx <sub>2</sub>
		1xxx <sub>2</sub>	Last fragment with number xxx <sub>2</sub>

# 9.3.26 Data Block Serial Number (DBSN)

The DBSN information element is used to identify the serial number for the data block within the packet as described in table 9.39.

On the first try these serial numbers start at 0 and increment up to M-1, where M is equal to the Blocks to Follow information element in the Header Block. On subsequent retries, not all blocks are generally included, and these serial numbers allow the transmitter to indicate which blocks are being sent.

Table 9.39: Data Block Serial Number information element content

Information element	Length	Value	Remark
Data Block Serial Number	7	any	

#### 9.3.27 Data block CRC (CRC-9)

The Data block CRC information element has a length of 9 bits. The CRC-9 shall be used to protect the user data and DBSN information element as described in clause B.3.11.

#### 9.3.28 Class (Class)

The Class information element is described in table 9.40. It is used together with Type and Status information elements to specify the meaning of the response, see table 8.3.

Table 9.40: Class information element content

Information element	Length	Value	Remark
Class	2	any	(see note)
NOTE: The definition will be made in part 3 of this multipart standard.			

#### 9.3.29 Type (Type)

The Type information element is described in table 9.41. It is used together with Class and Status information elements to specify the meaning of the response, see table 8.3.

Table 9.41: Type information element content

Information element	Length	Value	Remark
Type	3	any	(see note)
NOTE: The definition will be made in part 3 of this multipart standard.			

## 9.3.30 Status (Status)

The Status information element is described in table 9.42. It is used together with Class and Type information elements to specify the meaning of the response, see table 8.3.

Table 9.42: Status information element content

Information element	Length	Value	Remark
Status	3	any	(see note)
NOTE: The definition will be made in part 3 of this multipart standard.			irt standard.

#### 9.3.31 Last Block (LB)

The LB information element indicates whether more blocks in a CSBKs are to follow or if this is the last or only block in a CSBK as described in Table 9.43

Table 9.43: Last Block information element content

Information element	Length	Value	Remark
Last_Block	1	02	Other blocks in a multiple block CSBK to follow
		12	Last block of a multiple block CSBK or single block CSBK

#### 9.3.32 Control Signalling Block Opcode (CSBKO)

The CSBKO information element is used to identify an "over-air" facility within a "facility set" identified by the FID as described in table 9.44.

Table 9.44: Control Signalling Block Opcode information element content

Information element	Length	Value	Remark
Control Signalling Block Opcode	6	any	Details of the CSBKO element coding is defined in TS 102 361-2 [5]

# 10 Physical Layer

## 10.1 General parameters

The DMR equipment shall comply with the essential requirements as stated in EN 300 113-2 [2] or EN 300 390-2 [4].

#### 10.1.1 Frequency range

The radio system operates in part of the RF frequency range of 30 MHz to 1 GHz.

#### 10.1.2 RF carrier bandwidth

The radio system operates within a 12,5 kHz RF carrier bandwidth.

#### 10.1.3 Transmit frequency error

The maximum BS transmit frequency error from the assigned RF carrier centre shall be as defined in table 10.1.

Table 10.1: BS transmit frequency error

Frequency range	BS maximum frequency error
50 MHz to 300 MHz	±2 ppm
300 MHz to 600 MHz	±1 ppm
600 MHz to 800 MHz	±0,75 ppm
800 MHz to 1 GHz	±0,3 ppm

The maximum MS transmit frequency error from the assigned RF carrier centre shall be as defined in table 10.2.

Table 10.2: MS transmit frequency error

Frequency range	MS maximum frequency error	
50 MHz to 600 MHz	±2 ppm	
600 MHz to 1 GHz	±1,5 ppm	

The method of measurement is defined in EN 300 113-1 [1] or EN 300 390-1 [3].

NOTE: In the 600 MHz - 1 GHz range, it is recommended that the MS is frequency locked to the BS to improve system performance.

#### 10.1.4 Time base clock drift error

The maximum time base clock drift error shall be  $\pm 2$  ppm. This error is the amount of clock drift that is acceptable during a MS transmission. Before transmission, the MS synchronizes in time with the BS. During transmission, this MS is allowed to deviate in time by the maximum time base clock drift error.

NOTE: This parameter limits operating distance and transmission time in 2:1-mode TDMA operation modes as defined in clause 10.2.4.1.3.

#### 10.2 Modulation

#### 10.2.1 Symbols

The modulation sends 4 800 symbols/sec with each symbol conveying 2 bits of information. The maximum deviation, D, of the symbol is defined as:

$$D = 3h/2T \tag{1}$$

where:

- h is the deviation index defined for the particular modulation, and
- T is the symbol time (1 / 4 800) in sec.

#### 10.2.2 4FSK generation

This clause describes the characteristics of the constant-envelope modulation, entitled 4FSK.

#### 10.2.2.1 Deviation index

The deviation index, h, for 4FSK is defined to be 0,27. This yields a symbol deviation of 1,944 kHz at the symbol centre. The mapping between symbols and bits is given in table 10.3.

Table 10.3: Dibit symbol mapping to 4FSK deviation

Information bits		Symbol	4FSK deviation
Bit 1	Bit 0	Syllibol	41 SK deviation
0	1	+3	+1,944 kHz
0	0	+1	+0,648 kHz
1	0	-1	-0,648 kHz
1	1	-3	-1,944 kHz

#### 10.2.2.2 Square root raised cosine filter

A Square Root Raised Cosine Filter is implemented for 4FSK so that part of a Nyquist Raised Cosine is used for the transmit splatter filter and part is used by the receiver to reject noise. The input to the transmit splatter filter consists of a series of impulses, scaled according to clause 10.2.3.1, and separated in time by 208,33 microseconds (1 / 4 800 sec). The method of splitting the Nyquist Raised Cosine Filter is to define the splatter filter frequency response of the Square Root Raised Cosine Filter as the square root of the Nyquist Raised Cosine Filter. The group delay of the filter is flat over the pass band for |f| < 2 880 Hz. The magnitude response of the filter is given approximately by the following formula:

$$|F(f)| = 1$$
 for  $|f| \le 1920Hz$ 

$$|F(f)| = \left|\cos\left(\frac{\pi f}{1920}\right)\right|$$
 for  $1920Hz < |f| \le 2880Hz$ 

$$|F(f)| = 0 for |f| > 2880Hz (2)$$

where |F(f)| = magnitude response of the Square Root Raised Cosine Filter.

NOTE: f = frequency in hertz.

#### 10.2.2.3 4FSK Modulator

The 4FSK modulator consists of a Square Root Raised Cosine Filter, cascaded with a frequency modulator as shown in figure 10.1. The Square Root Raised Cosine Filter is described in clause 10.2.3.2.



Figure 10.1: 4FSK modulator

The 4FSK modulator must have the deviation set to provide the proper carrier phase shift for each modulated symbol. The deviation is set with a test signal consisting of the following symbol stream:

This test signal is processed by the modulator to create a 4FSK signal equivalent to a 1,2 kHz sine wave modulating an FM signal with a peak deviation equal to:

$$\sqrt{2} \times 1944 \text{ Hz} = 2749 \text{ Hz}.$$

The method of measurement employs an FM demodulator to measure both the peak positive and peak negative deviation. The audio bandwidth of the FM demodulator is set with a high pass filter corner frequency  $\leq$  15 Hz and a low pass filter corner frequency  $\geq$  3 kHz.

NOTE: The de-emphasis function is disabled on the FM demodulator.

The peak positive and peak negative deviation specification limits are 2 749 Hz  $\pm$  10%, or 2 474 Hz to 3 024 Hz.

#### 10.2.3 Burst timing

The transmissions in a TDMA system consist of short bursts at regular intervals. The timing of these bursts is critical to the performance of a TDMA system. There are two types of bursts defined for the protocol:

- Normal Bursts, and
- Reverse Channel Bursts.

Both utilize the TDMA frame and slot structure show in figure 10.2. For some timing examples see also annex C.




Figure 10.2: TDMA frame

Each TDMA frame is 60 ms long and consists of two 30 ms slots. Generally, one call will use Slot 1 and a different call will use Slot 2. Calls consist of a series of slots equal to the duration of the call. For systems using a BS the mobile station synchronizes to the base station. The information carried in the slot is centred on the slot centre.

#### 10.2.3.1 Normal burst

The Normal Burst shall be used for voice, data and control applications. It provides 264 bits of data per burst, which is a data rate of 4,4 kbit/s. This is the burst used for most applications.

#### 10.2.3.1.1 Power ramp time

The instantaneous transmitter power levels shall be constrained to the mask given in figure 10.3. The mask assures that near-far situations will not result in co-channel inter-slot interference on the alternate or non-transmission slot. The mask also assures that the power level will be adequate for acceptable BER performance.




Figure 10.3: Power waveform mask for normal burst

The power levels given in the mask during the 27,5 ms symbol transmission period are given in dBp, where 0 dBp is defined as:

$$0dB_p = \frac{1}{27.5} \int_{-13.75}^{13.75} TxP(t)dt$$
 (3)

where:

TxP(t) is the instantaneous transmitter power, and

- the timing is relative to the slot centre.

Thus, 0 dBp is the average power during the 27,5 ms symbol transmission period, (Region B in figure 10.3). The average power over the symbol transmission period (0 dBp level) shall use the Carrier Power method of measurement and the tolerance to deviation levels as defined in EN 300 113-1 [1] or EN 300 390 -1 [3].

#### 10.2.3.1.2 Symbol timing

Figure 10.4 depicts the Normal Burst's timing of the four-level symbols within a 30 ms slot. The normal burst contains 132 symbols with 66 symbols on each side of the slot centre. The centre of the first symbol transmitted is 65½ symbol times from the slot centre.




Figure 10.4: Normal burst symbol timing within a slot

#### 10.2.3.1.3 Propagation delay and transmission time

A 1 ms propagation delay allowance is built in to the Normal Burst structure for propagation delay and time base clock drift. This allowance protects against inter-slot interference at the base station receiver. The MS shall time synchronize with the BS before transmitting. Actual time synchronization at beginning of transmission will deviate from 0 ms by the propagation delay. As MS transmits, the time base clock drift error may cause further time deviation from "true" time synchronization.

This 1 ms allowance theoretically enables a mobile to operate up to 150 km from the BS without inter-slot interference. However, as the MS transmits it may deviate from true synchronization and cause inter-slot interference. Therefore a system trade off is necessary to account for both propagation delay and clock drift deviations. This trade off is between the maximum MS operating distance from the site and maximum transmission time of the MS. The following example details how this trade off is calculated.

The amount of time allocated to propagation delay is determined by the intended maximum coverage distance. Maximum round trip propagation time is defined by:

Maximum Round Trip Propagation Time =  $2 \times (Maximum Distance/c)$ 

where:

c is the speed of light.

NOTE 1: The factor of two is included for round trip propagation delay.

For a 75 km maximum distance between the base station and a mobile station, 0,5 ms of the 1 ms allowance is dedicated to propagation delay. This leaves 0,5 ms for time base clock drift during transmission. The maximum time base clock drift error as specified in clause 11.1.4 is  $\pm 2$  ppm and worse case occurs when one MS clock drifts fast and one MS clock drifts slow. Under this situation, the MS maximum transmission time is defined by:

 $\label{eq:maximum} \mbox{Maximum Transmission Time} = 0.5 \times ((\mbox{Clock Drift Error Allowance}) \, / \, (\mbox{Drift per Symbol})) \times \mbox{Symbol Time}$  where:

- clock drift error allowance is 1 ms Maximum Round Trip Propagation Time, and
- Drift per Symbol = 0,4167 ns for 2 ppm clock stability.

NOTE 2: The factor 0,5 is included to take into account drift from two independent MS drifting in opposite directions in time.

For the case where Clock Drift Error Allowance = 0,5 ms, the Maximum Transmission Time is 125 seconds.

#### 10.2.3.2 Reverse channel burst

The Reverse Channel burst is a short burst that may be used to provide a low data rate channel to a transmitting mobile.

#### 10.2.3.2.1 Power ramp time

The instantaneous transmitter power levels shall be constrained to the mask given in figure 10.5. The mask assures that the power level will be adequate for acceptable BER performance over this very short burst. Inter-slot interference is not an issue here since the burst is so much shorter than the slot time. Since the power level is more tightly constrained than in the Normal Burst, additional ramp time is allocated. Again, 0 dBp is determined by averaging the instantaneous power over Region B of the mask.




Figure 10.5: Power waveform mask for standalone Reverse Channel burst

The power levels given in the mask are given during the 10 ms symbol transmission period in dBp, where 0 dBp is defined as:

$$0dB_{p} = \frac{1}{10.0} \int_{50}^{-5.0} Tx P(t) dt$$
 (4)

where:

TxP(t) is the instantaneous transmitter power, and

- the timing is relative to slot centre.

Thus, 0 dBp is the average power during the 27,510 ms symbol transmission period, (Region B of in figure 68). The average power over the symbol transmission period (0 dBp level) shall use the Carrier Power method of measurement and the tolerance to deviation levels as defined in EN 300 113-1 [1] or EN 300 390-1 [3].

#### 10.2.3.2.2 Symbol timing

Figure 10.6 depicts the Reverse Channel Burst's timing of the four-level symbols within a 30 ms slot. The normal burst contains 48 symbols with 24 symbols on each side of the slot centre. The centre of the first symbol transmitted is 23½ symbol times from the slot centre.




Figure 10.6: Reverse Channel burst symbol timing within a slot

#### 10.2.3.2.3 Propagation delay

Because the Reverse Channel Burst is so short, there is no danger of inter-slot interference as there is with the Normal Burst. Still, propagation delay must be considered because it affects where the receiver needs to look to find the Reverse Channel burst. A 1 ms propagation allowance is specified to limit the amount of time the receiver has to spend looking for the Reverse Channel.

#### 10.2.3.3 Synthesizer Lock-Time constraints

There are different synthesizer lock-time scenarios depending on the type of bursts being sent and received. The synthesizer lock-time specification will be determined by the most restrictive case for which the radio is designed. Direct mode only radios supporting Reverse Channel signalling shall require a synthesizer lock-time of 11,25 ms. BS mode radios supporting Reverse Channel signalling shall require a synthesizer lock time of 6,25 ms. In all cases, lock time is defined to be the time required to lock within 100 Hz of the average frequency over the symbol transmission time as defined in clause 10.1.3 of the present document.

#### 10.2.3.4 Transient frequency constraints during symbol transmission time

To ensure adequate BER performance during the 27,5 ms symbol transmission time, the maximum unmodulated frequency deviation shall be  $\pm 100$  Hz from the average frequency over the symbol transmission time. The average frequency over the symbol transmission time is defined in clause 10.1.3 of the present document.

# Annex A (normative): Numbering and addressing

All Full Link Control messages shall be used to convey a Source Identifier (ID) which shall identify the individual address of the transmitting entity and a Destination ID which shall identify the address of the receiving entity (or entities). The Source and Destination IDs shall always be 24 bits in length. The DMR addressing scheme is shown in table A.1.

Table A.1: DMR addressing scheme

DMR ID	Name	Number of	Remark	
		addresses		
Talkgroup addressing		•		
000000 <sub>16</sub>	NULL	1	Null, see note	
000001 <sub>16</sub> - FFFCDF <sub>16</sub>	Talkgroup ID	> 16M	MS talkgroup addresses	
FFFCE0 <sub>16</sub> - FFFFDF <sub>16</sub>	Reserved	768	Reserved for future expansion	
FFFFE0 <sub>16</sub> - FFFFEF <sub>16</sub>	Unaddressed Idn (n=0-15)	16	Special unaddressed talkgroup IDs	
FFFFF0 <sub>16</sub> - FFFFFF <sub>16</sub>	All talkgroup Idn (n=0-15)	16	Special talkgroups containing all MSs	
Individual addressing				
00000016	NULL	1	Null, see note	
000001 <sub>16</sub> - FFFCDF <sub>16</sub>	Unit ID	> 16M	MS individual addresses	
FFFCE0 <sub>16</sub> - FFFEDF <sub>16</sub>	Reserved	512	Reserved for future expansion	
FFFEE0 <sub>16</sub> - FFFEEF <sub>16</sub>	System gateway Idn (n=0-15)	16	Gateways to system (e.g. repeater) and system interfaced devices not addressable via the DMR ID (e.g. PABX, PSTN, SMS router)	
FFFEF0 <sub>16</sub> - FFFFEF <sub>16</sub>	Custom	256	Available for customization	
FFFFF0 <sub>16</sub> - FFFFF <sub>16</sub>	All unit Idn (n=0-15)	16	Special IDs used to address all MSs	
NOTE: This is not a valid source or destination address.				

# Annex B (normative): FEC and CRC codes

Table B.1 summarizes the FEC codes and CRC codes which shall be used in the protocol.

Table B.1: FEC and CRC summary

Field	FEC code	Checksum
EMB field	Quadratic Residue (16,7,6)	none
Slot Type	Golay (20,8)	none
CACH TACT bits	Hamming (7,4)	none
Embedded signalling	Variable length BPTC	5-bit Checksum (CS)
Reverse Channel Signalling	Variable length BPTC	defined as part of RC message
Short LC in CACH	Variable length BPTC	8-bit CRC
PI Header	BPTC(196,96)	CRC-CCITT
LC in Voice Header	BPTC(196,96)	(12,9) Reed-Solomon
LC in Terminator	BPTC(196,96)	(12,9) Reed-Solomon
CSBK burst	BPTC(196,96)	CRC-CCITT
IDLE burst	BPTC(196,96)	none
Data packet header	BPTC(196,96)	CRC-CCITT
Unonfirmed data block	BPTC(196,96)	none
Unconfirmed last data block	BPTC(196,96)	32-bit CRC
Confirmed data block	Rate ¾ Trellis	CRC-9
Confirmed last data block	Rate ¾ Trellis	32-bit CRC and CRC-9
Response header block	BPTC(196,96)	CRC-CCITT
Response data block	BPTC(196,96)	32-bit CRC

The following abbreviations are used in the figures and tables:

AT Access Type bit; CR CRC bits:

CS Checksum bit for embedded Full LC; Enc\_Dibit Output Dibit from Trellis Encoder;

H Hamming parity bits;

H\_Cx Hamming parity bit from column x of a BPTC; H\_Rx Hamming parity bit from row x of a BPTC; Hx Hamming parity bit for row X of a BPTC;

Information bit;

LC Link Control information bit; LCSS Link Control Start/Stop;

P CACH payload; PC Parity Check bit; R Reserved bit;

RC Reverse Channel information bit;

TC TDMA Channel bit;

Trellis\_Dibit Output Dibit from Trellis Code;

TX Transmitted bit.

## B.1 Block Product Turbo Codes

## B.1.1 BPTC (196,96)

Control signalling and unconfirmed data is protected using a (196,96) Block Product Turbo Code illustrated in figure C.2. The 96 bits of information, I(0) - I(95) are placed in a 9 row  $\times$  11 column matrix as shown. Three reserved bits, R(0) - R(2), are set to zero and added to round out the payload to 99 bits. Each row is protected using a Hamming (15,11,3) code as indicated with the  $H_R$  bits. Each column is protected using a Hamming (13,9,3) code as indicated with the  $H_R$  bits.




Figure B.1: BPTC (196,96)

The first step in interleaving the bits for the transmission is to sequentially number the bits of the FEC encoded matrix from top-to-bottom, left-to-right. Table B.2 lists the bits of the Encoder Matrix along with their corresponding indices. In order to pad out the total number of bits to 196, one additional reserved bit, R(3), is set to zero and added to the matrix and assigned index 0. Each bit is then assigned a new index in the interleaved array where:

Interleave Index = Index  $\times$  13 modulo 196

The value of the Interleave Index determines the location of each bit in the transmission array, which is placed in the payload of the general data burst.

Table B.3 lists the bit ordering after interleaving. The Index values 0-195 correspond to the Interleave Index from the previous table. The resulting array contains 195 bits, numbered from TX(195) down to TX(0) for placement in the payload of the general data burst.

Table B.2: Interleaving indices for BPTC (196,96)

		Interleave
Bit	Index	Index
R(3)	0	0
R(2)	1	13
1(87)	2	26
I(76) I(65)	3 4	39
I(54)	5	52 65
I(43)	6	78
I(32)	7	91
I(21)	8	104
I(10)	9	117
H_C1(3)	10	130
H_C1(2)	11	143
H_C1(1)	12	156
H_C1(0)	13	169
R(1)	14	182
I(86)	15	195
I(75)	16	12
I(64) I(53)	17 18	25 38
I(53) I(42)	18	51
I(42)	20	64
I(31)	21	77
I(9)	22	90
H_C2(3)	23	103
H_C2(2)	24	116
H_C2(1)	25	129
H_C2(0)	26	142
R(0)	27	155
I(85)	28	168
I(74)	29	181
I(63)	30	194
I(52)	31	11
I(41)	32	24
1(30)	33	37
I(19)	34	50
I(8) H_C3(3)	35 36	63 76
H_C3(2)	37	89
H_C3(1)	38	102
H_C3(0)	39	115
I(95)	40	128
I(84)	41	141
I(73)	42	154
I(62)	43	167
I(51)	44	180
I(40)	45	193
I(29)	46	10
I(18)	47	23
1(7)	48	36
H_C4(3)	49	49
H_C4(2) H_C4(1)	50 51	62 75
H_C4(1) H_C4(0)	52	88
I(94)	53	101
I(83)	54	114
1(72)	55	127
I(61)	56	140
I(50)	57	153
I(39)	58	166
I(28)	59	179
I(17)	60	192
I(6)	61	9
H_C5(3)	62	22
H_C5(2)	63	35
H_C5(1)	64	48
H_C5(0)	65	61

D'4		Interleave
Bit	Index	Index
I(93)	66	74
I(82)	67	87
I(71)	68	100
I(60)	69	113
I(49)	70	126
I(38)	71	139
I(27)	72	152
I(16)	73	165
I(5)	74	178
H_C6(3)	75	191
H_C6(2)	76	8
H_C6(1)	77	21
H_C6(0)	78	34
I(92)	79	47
I(81)	80	60
I(70)	81	73
I(59)	82	86
I(48)	83	99
I(37)	84	112
I(26)	85	125
I(15)	86	138
I(4)	87	151
H_C7(3)	88	164
H C7(2)	89	177
H_C7(1)	90	190
H_C7(0)	91	7
I(91)	92	20
I(80)	93	33
I(69)	94	46
I(58)	95	59
I(47)	96	72
I(36)	97	85
I(25)	98	98
I(14)	99	111
I(3)	100	124
H_C8(3)	101	137
H_C8(2)	102	150
H_C8(1)	103	163
H_C8(0)	104	176
I(90)	105	189
I(79)	106	6
I(68)	107	19
I(57)	108	32
I(46)	109	45
I(35)	110	58
I(24)	111	71
I(13)	112	84
I(2)	113	97
H_C9(3)	114	110
H_C9(2)	115	123
H_C9(1)	116	136
H_C9(0)	117	149
I(89)	118	162
I(78)	119	175
I(67)	120	188
I(56)	121	5
I(45)	122	18
I(34)	123	31
I(23)	124	44
I(12)	125	57
I(12)	126	70
H_C10(3)	127	83
H_C10(2)	128	96
H_C10(2)	129	109
H_C10(1)	130	122
I(88)	131	
1(00)	131	135

		Interleave
Bit	Index	Index
1(77)	132	148
1(66)	133	161
I(55)	134	174
1(44)	135	187
I(33)	136	4 17
I(22) I(11)	137 138	30
I(11)	139	43
H_C11(3)	140	56
H_C11(2)	141	69
H C11(1)	142	82
H_C11(0)	143	95
H_R1(3)	144	108
H_R2(3)	145	121
H_R3(3)	146	134
H_R4(3)	147	147
H_R5(3)	148	160
H_R6(3)	149	173
H_R7(3) H_R8(3)	150 151	186 3
H_R8(3) H_R9(3)	152	16
H_C12(3)	153	29
H_C12(2)	154	42
H_C12(1)	155	55
H_C12(0)	156	68
H_R1(2)	157	81
H_R2(2)	158	94
H_R3(2)	159	107
H_R4(2)	160	120
H_R5(2)	161	133
H_R6(2)	162	146
H_R7(2)	163	159
H_R8(2)	164	172
H_R9(2) H_C13(3)	165 166	185 2
H_C13(2)	167	15
H_C13(1)	168	28
H_C13(0)	169	41
H_R1(1)	170	54
H_R2(1)	171	67
H_R3(1)	172	80
H_R4(1)	173	93
H_R5(1)	174	106
H_R6(1)	175	119
H_R7(1)	176	132
H_R8(1)	177	145
H_R9(1) H_C14(3)	178 179	158 171
H_C14(3)	180	184
H_C14(2) H_C14(1)	181	1
H_C14(0)	182	14
H_R1(0)	183	27
H_R2(0)	184	40
H_R3(0)	185	53
H_R4(0)	186	66
H_R5(0)	187	79
H_R6(0)	188	92
H_R7(0)	189	105
H_R8(0)	190	118
H_R9(0)	191	131
H_C15(3)	192	144
H_C15(2)	193	157 170
H_C15(1) H_C15(0)	194 195	170 183
H_C15(0)	190	103

Table B.3: Transmit bit ordering for BPTC (196,96)

		Bit Name			Bit Name			Bit Name
Index	TX Bit		Index	TX Bit		Index	TX Bit	
0	TX(195)	R(3)	66	TX(129)	H_R4(0)	132	TX(63)	H_R7(1)
1	TX(194)	H_C14(1)	67	TX(128)	H_R2(1)	133	TX(62)	H_R5(2)
2	TX(193)	H_C13(3)	68	TX(127)	H_C12(0)	134	TX(61)	H_R3(3)
3	TX(192)	H_R8(3)	69	TX(126)	H_C11(2)	135	TX(60)	1(88)
5	TX(191)	I(33)	70 71	TX(125)	l(1)	136 137	TX(59) TX(58)	H_C9(1)
6	TX(190) TX(189)	I(56) I(79)	72	TX(124) TX(123)	l(24) l(47)	138	TX(56)	H_C8(3)
7	TX(188)	H_C7(0)	73	TX(123)	1(70)	139	TX(57)	I(38)
8	TX(187)	H C6(2)	74	TX(121)	I(93)	140	TX(55)	I(61)
9	TX(186)	I(6)	75	TX(120)	H_C4(1)	141	TX(54)	I(84)
10	TX(185)	l(29)	76	TX(119)	H_C3(3)	142	TX(53)	H_C2(0)
11	TX(184)	I(52)	77	TX(118)	I(20)	143	TX(52)	H_C1(2)
12	TX(183)	I(75)	78	TX(117)	I(43)	144	TX(51)	H_C15(3)
13	TX(182)	R(2)	79	TX(116)	H_R5(0)	145	TX(50)	H_R8(1)
14	TX(181)	H_C14(0)	80	TX(115)	H_R3(1)	146	TX(49)	H_R6(2)
15	TX(180)	H_C13(2)	81	TX(114)	H_R1(2)	147	TX(48)	H_R4(3)
16 17	TX(179)	H_R9(3)	82	TX(113)	H_C11(1) H C10(3)	148	TX(47)	I(77)
18	TX(178) TX(177)	I(22) I(45)	83 84	TX(112) TX(111)	I(13)	149 150	TX(46) TX(45)	H_C9(0) H C8(2)
19	TX(177)	I(68)	85	TX(111)	1(36)	151	TX(44)	I(4)
20	TX(175)	I(91)	86	TX(110)	1(59)	152	TX(43)	1(27)
21	TX(174)	H_C6(1)	87	TX(108)	I(82)	153	TX(42)	I(50)
22	TX(173)	H_C5(3)	88	TX(107)	H_C4(0)	154	TX(41)	I(73)
23	TX(172)	I(18)	89	TX(106)	H_C3(2)	155	TX(40)	R(0)
24	TX(171)	I(41)	90	TX(105)	I(9)	156	TX(39)	H_C1(1)
25	TX(170)	I(64)	91	TX(104)	I(32)	157	TX(38)	H_C15(2)
26	TX(169)	I(87)	92	TX(103)	H_R6(0)	158	TX(37)	H_R9(1)
27	TX(168)	H_R1(0)	93	TX(102)	H_R4(1)	159	TX(36)	H_R7(2)
28 29	TX(167) TX(166)	H_C13(1) H_C12(3)	94 95	TX(101) TX(100)	H_R2(2) H C11(0)	160 161	TX(35) TX(34)	H_R5(3)
30	TX(165)	I(11)	96	TX(100)	H_C10(2)	162	TX(34)	1(89)
31	TX(164)	I(34)	97	TX(98)	1(2)	163	TX(32)	H_C8(1)
32	TX(163)	1(57)	98	TX(97)	I(25)	164	TX(31)	H_C7(3)
33	TX(162)	I(80)	99	TX(96)	l(48)	165	TX(30)	I(16)
34	TX(161)	H_C6(0)	100	TX(95)	I(71)	166	TX(29)	I(39)
35	TX(160)	H_C5(2)	101	TX(94)	I(94)	167	TX(28)	I(62)
36	TX(159)	I(7)	102	TX(93)	H_C3(1)	168	TX(27)	I(85)
37	TX(158)	I(30)	103	TX(92)	H_C2(3)	169	TX(26)	H_C1(0)
38 39	TX(157)	I(53) I(76)	104 105	TX(91) TX(90)	I(21) H_R7(0)	170 171	TX(25) TX(24)	H_C15(1)
40	TX(156) TX(155)	H_R2(0)	106	TX(89)	H_R5(1)	172	TX(24)	H_C14(3) H_R8(2)
41	TX(154)	H_C13(0)	107	TX(88)	H_R3(2)	173	TX(22)	H R6(3)
42	TX(153)	H_C12(2)	108	TX(87)	H_R1(3)	174	TX(21)	1(55)
43	TX(152)	I(0)	109	TX(86)	H_C10(1)	175	TX(20)	I(78)
44	TX(151)	I(23)	110	TX(85)	H_C9(3)	176	TX(19)	H_C8(0)
45	TX(150)	I(46)	111	TX(84)	I(14)	177	TX(18)	H_C7(2)
46	TX(149)	I(69)	112	TX(83)	I(37)	178	TX(17)	I(5)
47	TX(148)	I(92)	113	TX(82)	I(60)	179	TX(16)	I(28)
48	TX(147)	H_C5(1)	114	TX(81)	I(83)	180	TX(15)	I(51)
49 50	TX(146) TX(145)	H_C4(3)	115 116	TX(80) TX(79)	H_C3(0) H_C2(2)	181 182	TX(14) TX(13)	I(74) R(1)
51	TX(145)	I(42)	117	TX(79)	I(10)	183	TX(13)	H_C15(0)
52	TX(144)	I(65)	118	TX(77)	H_R8(0)	184	TX(12)	H_C14(2)
53	TX(143)	H_R3(0)	119	TX(76)	H_R6(1)	185	TX(11)	H_R9(2)
54	TX(142)	H_R1(1)	120	TX(75)	H_R4(2)	186	TX(9)	H_R7(3)
55	TX(140)	H_C12(1)	121	TX(74)	H_R2(3)	187	TX(8)	1(44)
56	TX(139)	H_C11(3)	122	TX(73)	H_C10(0)	188	TX(7)	I(67)
57	TX(138)	I(12)	123	TX(72)	H_C9(2)	189	TX(6)	I(90)
58	TX(137)	I(35)	124	TX(71)	I(3)	190	TX(5)	H_C7(1)
59	TX(136)	I(58)	125	TX(70)	I(26)	191	TX(4)	H_C6(3)
60	TX(135)	I(81)	126	TX(69)	I(49)	192	TX(3)	I(17)
61	TX(134)	H_C5(0)	127	TX(68)	I(72)	193	TX(2)	I(40)
62	TX(133)	H_C4(2)	128	TX(67)	I(95)	194	TX(1)	I(63)
63	TX(132)	I(8)	129	TX(66)	H_C2(1)	195	TX(0)	I(86)
64 65	TX(131) TX(130)	I(31) I(54)	130 131	TX(65) TX(64)	H_C1(3) H_R9(0)			
00	117(130)	[1(∪ <del>1)</del>	131	17(04)	11.17.9(0)			

# B.2 Variable length BPTC

# B.2.1 Variable length BPTC for embedded signalling

The embedded signalling is protected using a BPTC consisting of Hamming (16,11,4) row codes and simple parity checks for the column codes as illustrated in figure B.2. As the message size increases, additional rows are added to the code, allowing the decoder and parser to keep its basic format for all message lengths. If required, pad bits or error detecting checksums are added to the information in order to round out the length to a multiple of 11 bits.




Figure B.2: Format for embedded signalling BPTC

The interleaving schedule for the embedded signalling is also shown in figure B.2. The signalling information, Hamming parity bits, and parity check bits are represented in their FEC encoded form as the BPTC Encode Matrix. The bits are interleaved for transmission by reading the columns of the encoded matrix top-to-bottom and left-to-right and writing the bits into the Transmit Matrix rows left-to-right. Each row of the resulting Transmit Matrix is 32 bits long and is placed in the embedded signalling field of sequential bursts.

Figure B.3 illustrates the burst format used for embedded signalling. The 9 bytes of LC information, LC(71) - LC(0), are placed in the matrix as shown. Each row is protected by its own Hamming code, H1 - H7. The bottom row contains a parity check bit for each column.





Figure B.3: Format for burst embedded signalling

The calculation of the 5-bit Checksum (CS) is defined in clause B.3.12.

The interleaving schedule for the encoded LC message is shown in figure B.3. The LC signalling information (LC), Checksum (CS), Hamming parity bits (Hx), and parity check bits (PC) are represented in their FEC encoded form as the BPTC Encode Matrix. Each of the four rows of the resulting Transmit Matrix is placed in sequential bursts according to the definition of the voice superframe.

## B.2.2 Variable length BPTC for Reverse Channel

The Reverse Channel FEC is a special case of the embedded signalling code. The format for the BPTC Encode Matrix is the same as for the variable length embedded signalling. However, the interleaving is performed differently to provide additional resistance to errors over a single burst. Figure B.4 illustrates the encoding details for Reverse Channel signalling. The 11 bits of Reverse Channel signalling, RC(10) - RC(0) are placed in the first row of the matrix and protected with a Hamming (16,11,4) code. The bottom row contains a parity check bit for each column. In this case, the parity check row is identical to the information row.



**BPTC Encode Matrix** 

Figure B.4: Format for Reverse Channel

The first step in interleaving the bits for the transmission is to sequentially number the bits of the FEC encoded matrix from top-to-bottom, left-to-right. Table B.4 lists the bits of the Encoder Matrix along with their corresponding indices. Each bit is then assigned a new index in the interleaved array where

Interleave Index = Index  $\times$  17 modulo 32.

The value of the Interleave Index determines the location of each bit in the transmission array, which is placed in the embedded field.

Table B.4: Interleaving indices for Reverse Channel

Bit	Index	Interleave Index
RC(10)	0	0
PC(15)	1	17
RC(9)	2	2
PC(14)	3	19
RC(8)	4	4
PC(13)	5	21
RC(7)	6	6
PC(12)	7	23
RC(6)	8	8
PC(11)	9	25
RC(5)	10	10

Bit	Index	Interleave Index
PC(10)	11	27
RC(4)	12	12
PC(9)	13	29
RC(3)	14	14
PC(8)	15	31
RC(2)	16	16
PC(7)	17	1
RC(1)	18	18
PC(6)	19	3
RC(0)	20	20
PC(5)	21	5

Bit	Index	Interleave Index
H(4)	22	22
PC(4)	23	7
H(3)	24	24
PC(3)	25	9
H(2)	26	26
PC(2)	27	11
H(1)	28	28
PC(1)	29	13
H(0)	30	30
PC(0)	31	15

Table B.5 lists the bit ordering after interleaving. The Index values 0 to 31 correspond to the Interleave Index from the previous table. The resulting array contains 32 bits, numbered from TX(31) down to TX(0) for placement in the embedded field.

Table B.5: Transmit bit ordering for Reverse Channel


Index	Bit	TX Bit
0	RC(10)	TX(31)
1	PC(7)	TX(30)
2	RC(9)	TX(29)
3	PC(6)	TX(28)
4	RC(8)	TX(27)
5	PC(5)	TX(26)
6	RC(7)	TX(25)
7	PC(4)	TX(24)
8	RC(6)	TX(23)
9	PC(3)	TX(22)
10	RC(5)	TX(21)

Index	Bit	TX Bit
11	PC(2)	TX(20)
12	RC(4)	TX(19)
13	PC(1)	TX(18)
14	RC(3)	TX(17)
15	PC(0)	TX(16)
16	RC(2)	TX(15)
17	PC(15)	TX(14)
18	RC(1)	TX(13)
19	PC(14)	TX(12)
20	RC(0)	TX(11)
21	PC(13)	TX(10)

Index	Bit	TX Bit
22	H(4)	TX(9)
23	PC(12)	TX(8)
24	H(3)	TX(7)
25	PC(11)	TX(6)
26	H(2)	TX(5)
27	PC(10)	TX(4)
28	H(1)	TX(3)
29	PC(9)	TX(2)
30	H(0)	TX(1)
31	PC(8)	TX(0)

# B.2.3 Variable length BPTC for CACH signalling

The CACH signalling is protected using a BPTC consisting of Hamming (17,12,3) row codes and simple parity checks for the column codes as illustrated in figure B.5. As the message size increases, additional rows are added to the code. If required, pad bits or error detecting checksums are added to the information in order to round out the length to a multiple of 12 bits.



Transmit Matrix N Rows, 17 Columns

Figure B.5: Format for CACH BPTC

The interleaving schedule for the CACH signalling is also shown in figure B.5. The signalling information, Hamming parity bits, and simple parity check bits are represented in their FEC encoded form as the BPTC Encode Matrix. The bits are interleaved for transition by reading the columns of the encoded matrix top-to-bottom and left-to-right and writing the bits into the Transmit Matrix rows left-to-right. Each row of the resulting Transmit Matrix has a length of 17 bits and is placed in the payload field of sequential CACH bursts.

Figure B.6 illustrates the specifics of encoding Short LC messages for transmission in the CACH. The 3 ½ octets of LC information, LC(27) - LC(0), are placed in the matrix as shown. A 1-byte CRC, CR(7) - CR(0), is also added. This CRC is defined in clause B.3.8.




Figure B.6: Format for Short LC in CACH

The interleaving schedule for the 4-burst CACH message is also shown in figure B.6. The signalling information (I), Hamming parity bits (Hx), and parity check bits (PC) are represented in their FEC encoded form as the BPTC Encode Matrix. Each of the four rows of the Transmit Matrix are placed in sequential CACH bursts.

For the Short LC messages an 8-bit CRC shall be used as described in clause B.3.8.

#### B.2.4 Rate 3/4 Trellis code

The data blocks for Confirmed data packets use a rate ¾ trellis code. The encoding process of the rate ¾ code is diagrammed in figure B.7.




Figure B.7: Rate 3/4 Trellis encoder overview

The encoding process begins by serializing a sequence of octets as shown, from left to right, and then separating the result into a serial stream of tribits. Each tribit contains three bits with the most significant bit to the left and the least significant bit to the right. Consequently, each tribit is represented by an octal number in the range 0 to 7. The tribit stream is applied to the trellis encoder, starting with tribit 0 and ending with tribit m-1.

Table B.6: Trellis code word sizes

	Rate ¾
Input Size	48 tribits
Output Size	98 dibits
(n,k)	(196,144)

The Trellis encoder is implemented as a finite state machine, or FSM. It appends a  $000_2$  tribit at the end of the stream to flush out the final state. The dibits on the output are mapped to  $\pm 1$ ,  $\pm 3$  amplitudes and then interleaved before being modulated.

The Trellis encoder receives m tribits as input, and outputs 2m dibits. The encoding process is diagrammed below in figure B.8. The encoder is an 8-state finite state machine (FSM) for the code rate <sup>3</sup>4, with an initial state of zero. The FSM used in this particular implementation has the special property of having the current input as the next state. For each tribit input, there is a corresponding output constellation point which is represented as a dibit pair.




Figure B.8: Trellis encoder block diagram

The state transition is shown in table B.7 below. The output of the state transition table is one of 16 constellation points. The constellation to dibit pair mapping is shown in table B.8.

Input Tribit 

FSM

State

Table B.7: Trellis encoder state transition table

	Table B.8	: Constellation	to dibit	pair	mapping
--	-----------	-----------------	----------	------	---------

Constellation Point	Dibit 0	Dibit 1	Constellation Point	Dibit 0	Dibit 1
0	+1	-1	8	-3	+3
1	-1	-1	9	+3	+3
2	+3	-3	10	-1	+1
3	-3	-3	11	+1	+1
4	-3	-1	12	+1	+3
5	+3	-1	13	-1	+3
6	-1	-3	14	+3	+1
7	+1	-3	15	-3	+1

Interleaving is done for data blocks for the code rate ¾. The purpose of the interleaver is to spread burst errors due to Rayleigh fading over the 98 dibit block. In the interleaver, the dibit array is rearranged to form another dibit array according to the interleave table shown in table B.9 below.

Table B.9: Interleaving schedule for rate 3/4 Trellis code

	Interleave Table						
Enc Index	Input Index	Enc Index	Input Index	Enc Index	Input Index	Enc Index	Input Index
0	0	26	2	50	4	74	6
1	1	27	3	51	5	75	7
2	8	28	10	52	12	76	14
3	9	29	11	53	13	77	15
4	16	30	18	54	20	78	22
5	17	31	19	55	21	79	23
6	24	32	26	56	28	80	30
7	25	33	27	57	29	81	31
8	32	34	34	58	36	82	38
9	33	35	35	59	37	83	39
10	40	36	42	60	44	84	46
11	41	37	43	61	45	85	47
12	48	38	50	62	52	86	54
13	49	39	51	63	53	87	55
14	56	40	58	64	60	88	62
15	57	41	59	65	61	89	63
16	64	42	66	66	68	90	70
17	65	43	67	67	69	91	71
18	72	44	74	68	76	92	78
19	73	45	75	69	77	93	79
20	80	46	82	70	84	94	86
21	81	47	83	71	85	95	87
22	88	48	90	72	92	96	94
23	89	49	91	73	93	97	95
24	96						
25	97	1					

Table B.10 provides the transmit bit order based on the interleaving schedule. The 98 Trellis Dibits that are placed in the general data burst for transmission are listed out along with the corresponding dibits that are output from the encoder.

Table B.10: Transmit bit ordering for rate 3/4 Trellis code

Index	TX Dibit	Dibit
0	Trellis_Dibit(97)	Enc_Dibit(0)
1	Trellis_Dibit(96)	Enc_Dibit(1)
2	Trellis_Dibit(95)	Enc_Dibit(8)
3	Trellis_Dibit(94)	Enc_Dibit(9)
4	Trellis_Dibit(93)	Enc_Dibit(16)
5	Trellis_Dibit(92)	Enc_Dibit(17)
6	Trellis_Dibit(91)	Enc_Dibit(24)
7	Trellis_Dibit(90)	Enc_Dibit(25)
8	Trellis_Dibit(89)	Enc_Dibit(32)
9	Trellis_Dibit(88)	Enc_Dibit(33)
10	Trellis_Dibit(87)	Enc_Dibit(40)
11	Trellis_Dibit(86)	Enc_Dibit(41)
12	Trellis_Dibit(85)	Enc_Dibit(48)
13	Trellis_Dibit(84)	Enc_Dibit(49)
14	Trellis_Dibit(83)	Enc_Dibit(56)
15	Trellis_Dibit(82)	Enc_Dibit(57)
16	Trellis_Dibit(81)	Enc_Dibit(64)
17	Trellis_Dibit(80)	Enc_Dibit(65)
18	Trellis_Dibit(79)	Enc_Dibit(72)
19	Trellis_Dibit(78)	Enc_Dibit(73)
20	Trellis_Dibit(77)	Enc_Dibit(80)
21	Trellis_Dibit(76)	Enc_Dibit(81)
22	Trellis_Dibit(75)	Enc_Dibit(88)
23	Trellis_Dibit(74)	Enc_Dibit(89)
24	Trellis_Dibit(73)	Enc_Dibit(96)
25	Trellis_Dibit(72)	Enc_Dibit(97)
26	Trellis_Dibit(71)	Enc_Dibit(2)
27	Trellis_Dibit(70)	Enc_Dibit(3)
28	Trellis_Dibit(69)	Enc_Dibit(10)
29	Trellis_Dibit(68)	Enc_Dibit(11)
30	Trellis_Dibit(67)	Enc_Dibit(18)
31	Trellis_Dibit(66)	Enc_Dibit(19)
32	Trellis_Dibit(65)	Enc_Dibit(26)
33	Trellis_Dibit(64)	Enc_Dibit(27)
34	Trellis_Dibit(63)	Enc_Dibit(34)
35	Trellis_Dibit(62)	Enc_Dibit(35)
36	Trellis_Dibit(61)	Enc_Dibit(42)
37	Trellis_Dibit(60)	Enc_Dibit(43)
38	Trellis_Dibit(59)	Enc_Dibit(50)
39	Trellis_Dibit(58)	Enc_Dibit(51)
40	Trellis_Dibit(57)	Enc_Dibit(58)
41	Trellis_Dibit(56)	Enc_Dibit(59)
42 43	Trellis_Dibit(55)	Enc_Dibit(66)
	Trellis_Dibit(54)	Enc_Dibit(67)
44	Trellis_Dibit(53)	Enc_Dibit(74)
45 46	Trellis_Dibit(52)	Enc_Dibit(75)
46	Trellis_Dibit(51) Trellis_Dibit(50)	Enc_Dibit(82)
		Enc_Dibit(83)
48	Trellis_Dibit(49)	Enc_Dibit(90)

Index	TX Dibit	Dibit
49	Trellis_Dibit(48)	Enc_Dibit(91)
50	Trellis_Dibit(47)	Enc_Dibit(4)
51	Trellis_Dibit(46)	Enc_Dibit(5)
52	Trellis_Dibit(45)	Enc_Dibit(12)
53	Trellis_Dibit(44)	Enc_Dibit(13)
54	Trellis_Dibit(43)	Enc_Dibit(20)
55	Trellis_Dibit(42)	Enc_Dibit(21)
56	Trellis_Dibit(41)	Enc_Dibit(28)
57	Trellis_Dibit(40)	Enc_Dibit(29)
58	Trellis_Dibit(39)	Enc_Dibit(36)
59	Trellis_Dibit(38)	Enc_Dibit(37)
60	Trellis_Dibit(37)	Enc_Dibit(44)
61	Trellis_Dibit(36)	Enc_Dibit(45)
62	Trellis_Dibit(35)	Enc_Dibit(52)
63	Trellis_Dibit(34)	Enc_Dibit(53)
64	Trellis_Dibit(33)	Enc_Dibit(60)
65	Trellis_Dibit(32)	Enc_Dibit(61)
66	Trellis_Dibit(31)	Enc_Dibit(68)
67	Trellis_Dibit(30)	Enc_Dibit(69)
68	Trellis_Dibit(29)	Enc_Dibit(76)
69	Trellis_Dibit(28)	Enc_Dibit(77)
70	Trellis_Dibit(27)	Enc_Dibit(84)
71	Trellis_Dibit(26)	Enc_Dibit(85)
72	Trellis_Dibit(25)	Enc_Dibit(92)
73	Trellis_Dibit(24)	Enc_Dibit(93)
74	Trellis_Dibit(23)	Enc_Dibit(6)
75	Trellis_Dibit(22)	Enc_Dibit(7)
76	Trellis_Dibit(21)	Enc_Dibit(14)
77	Trellis_Dibit(20)	Enc_Dibit(15)
78	Trellis_Dibit(19)	Enc_Dibit(22)
79	Trellis_Dibit(18)	Enc_Dibit(23)
80	Trellis_Dibit(17)	Enc_Dibit(30)
81	Trellis_Dibit(16)	Enc_Dibit(31)
82	Trellis_Dibit(15)	Enc_Dibit(38)
83	Trellis_Dibit(14)	Enc_Dibit(39)
84	Trellis_Dibit(13)	Enc_Dibit(46)
85	Trellis_Dibit(12)	Enc_Dibit(40)
86	Trellis_Dibit(12)	Enc_Dibit(54)
87	Trellis_Dibit(10)	Enc_Dibit(55)
88	Trellis_Dibit(10)	Enc_Dibit(62)
89	Trellis_Dibit(8)	Enc_Dibit(63)
90	Trellis_Dibit(7)	Enc_Dibit(70)
91	Trellis_Dibit(7)	Enc_Dibit(71)
92	Trellis_Dibit(5)	Enc_Dibit(71)
93	Trellis_Dibit(4)	Enc_Dibit(79)
94	Trellis_Dibit(4)	Enc_Dibit(86)
95	Trellis_Dibit(3)	Enc_Dibit(87)
96	Trellis_Dibit(1)	Enc_Dibit(94)
97	Trellis_Dibit(0)	Enc_Dibit(95)
_ <u> </u>		

# B.3 Generator matrices and polynomials

# B.3.1 Golay (20,8)

The (20,8,7) Golay code is derived by shortening the primitive code generated from the polynomial g(x) given below:

$$g(x) = x^{11} + x^{10} + x^6 + x^5 + x^4 + x^2 + 1 = 6165_8$$
 (5)

The generator matrix is given in table B.11.

Table B.11: Golay (20,8) generator matrix

1	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	1	0	1	0
0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	0	0	1
0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	0	1
0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	1
0	0	0	0	1	0	0	0	1	1	0	1	1	1	0	0	0	1	1	0
0	0	0	0	0	1	0	0	1	0	1	0	1	0	0	1	0	1	1	1
0	0	0	0	0	0	1	0	1	0	0	1	0	0	1	1	1	1	1	0
0	0	0	0	0	0	0	1	1	0	0	0	1	1	1	0	1	0	1	1

# B.3.2 Quadratic residue (16,7,6)

The (16,7,6) is a shortened quadratic residue code is formed from the primitive (17,9,5) by deleting the first two information bits and extending by adding a single parity check bit to the end. The generator polynomial of the primitive (17,9,5) quadratic residue code is as follows:

$$G(x) = x^8 + x^5 + x^4 + x^3 + 1 = 471_8$$
 (6)

The generator matrix is given in table B.12.

Table B.12: Quadratic Residue (16,7,6) generator matrix

1	0	0	0	0	0	0	0	0	1	0	0	1	1	1	1
0	1	0	0	0	0	0	1	0	0	0	1	1	1	1	0
0	0	1	0	0	0	0	1	1	0	1	1	0	1	1	1
0	0	0	1	0	0	0	1	1	1	1	0	0	0	1	0
0	0	0	0	1	0	0	1	1	1	0	0	1	0	0	1
0	0	0	0	0	1	0	0	1	1	1	0	0	1	0	1
0	0	0	0	0	0	1	0	0	1	1	1	0	0	1	1

## B.3.3 Hamming (17,12,3)

The (17,12,3) Hamming code is derived from shortening the primitive code generated from the polynomial g(x) given below:

$$g(x) = x^5 + x^2 + 1 = 45_8 \tag{7}$$

The generator matrix is given in table B.13.

Table B.13: Hamming (17,12,3) generator matrix

1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1
0	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
0	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0	1
0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	1
0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0
0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1

# B.3.4 Hamming (13,9,3), Hamming (15,11,3), and Hamming (16,11,4)

The generator matrices for the (16,11,4) Hamming code and the (13,9,3) Hamming code are derived from the (15,11,3) primitive Hamming code. The generator polynomial for the primitive code is as follows:

$$G(x) = x^4 + x + 1 = 23_8 \tag{8}$$

The generator matrices are given in tables B.14 to B.16.

Table B.14: Hamming (13,9,3) generator matrix

1	0	0	0	0	0	0	0	0	1	1	1	1
0	1	0	0	0	0	0	0	0	1	1	1	0
0	0	1	0	0	0	0	0	0	0	1	1	1
0	0	0	1	0	0	0	0	0	1	0	1	0
0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	1	0	0	0	1	0	1	1
0	0	0	0	0	0	1	0	0	1	1	0	0
0	0	0	0	0	0	0	1	0	0	1	1	0
0	0	0	0	0	0	0	0	1	0	0	1	1

Table B.15: Hamming (15,11,3) generator matrix

1	0	0	0	0	0	0	0	0	0	0	1	0	0	1
0	1	0	0	0	0	0	0	0	0	0	1	1	0	1
0	0	1	0	0	0	0	0	0	0	0	1	1	1	1
0	0	0	1	0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	1	0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0	1	0
0	0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	1	0	0	0	1	0	1	1
0	0	0	0	0	0	0	0	1	0	0	1	1	0	0
0	0	0	0	0	0	0	0	0	1	0	0	1	1	0
0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

Table B.16: Hamming (16,11,4) generator matrix

1	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1
0	1	0	0	0	0	0	0	0	0	0	1	1	0	1	0
0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	1
0	0	0	1	0	0	0	0	0	0	0	1	1	1	0	0
0	0	0	0	1	0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1
0	0	0	0	0	0	0	1	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	1
0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	1
0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1

#### B.3.5 Hamming (7,4,3)

The H(7,4,3) is a primitive Hamming code. The generator polynomial for the primitive code is as follows:

$$G(x) = x^3 + x + 1 = 13_8 \tag{9}$$

The generator matrix is given in table B.17.

Table B.17: Hamming (7,4,3) generator matrix

1	0		0	1	0	1
0	1	0	0	1	1	1
0	0	1	0	1	1	0
0	0	0	1	0	1	1

#### B.3.7 Reed-Solomon (12,9)

The Reed-Solomon code for the Link Control checksum is constructed over the  $GF(2^8)$  field. The (12,9,4) code is shortened from the (255,252,4) code by setting the first 243 message symbols for the code word to nulls (0). The generator polynomial of the (12,9,4) Reed-Solomon code is given by the following formula:

$$G(x) = (x + \alpha)(x + \alpha^2)(x + \alpha^3)$$
 (10)

$$g(x) = x^3 + 0e x^2 + 38 x + 40$$
 (11)

NOTE 1: Coefficients are in hexadecimal radix while exponents are in decimal radix.

The generator matrix is easily constructed from the generator polynomial. In the case of the Reed-Solomon code, the generator matrix uses  $GF(2^8)$  symbols of 8 bits each.

Table B.18: Reed-Solomon (12,9) generator matrix

01	00	00	00	00	00	00	00	00	1C	ВС	FD
00	01	00	00	00	00	00	00	00	89	31	80
00	00	01	00	00	00	00	00	00	AD	41	36
00	00	00	01	00	00	00	00	00	7D	71	16
00	00	00	00	01	00	00	00	00	F3	A6	3A
00	00	00	00	00	01	00	00	00	80	83	7B
00	00	00	00	00	00	01	00	00	3F	6F	02
00	00	00	00	00	00	00	01	00	6C	0D	Α7
00	00	00	00	00	00	00	00	01	0E	38	40

Calculation of the three parity bytes using the generator matrix method is summarized in the following formulas:

$$c = m \times G \tag{12}$$

where the arithmetic is done in  $GF(2^8)$ , with:

$$m = (m_{K-1}, m_{K-2}, ... m_0)$$
 (13)

$$c = (m_{K-1}, m_{K-2}, ... m_0, p_2, p_1, p_0)$$
 (14)

where:

- m = message vector of K octets where K=9;
- G = generator matrix, K rows by N columns;
- c = code word vector of N octets where N=12.

The elements in  $GF(2^8)$  can be expressed in two ways, either as a polynomial in  $\alpha$  with degree 7 or less, or as an exponent of  $\alpha$  where the exponent is in the range 0 to 254 decimal.

NOTE 2: The zero element of the field does not have an exponential representation, so exponents only range up to 254 decimal.

Arithmetic in  $GF(2^8)$  consists of addition and multiplication. Addition is easy for the polynomial form since each term adds, modulo 2. Addition is hard for the exponent form since the exponent form must be converted to a polynomial for addition and converted back to an exponent. Multiplication is easy for the exponent form since the exponents add modulo 255. Multiplication is harder for the polynomial form, since the polynomials have to be multiplied to yield a higher degree polynomial, and this has to be reduced to a residue modulo:

$$\alpha^8 + \alpha^4 + \alpha^3 + \alpha^2 + 1 \tag{15}$$

with

$$\alpha^{e} = b_7 \alpha^7 + b_6 \alpha^6 + \dots b_1 \alpha + b_0$$
 (16)

where:

- e = exponent expressed in decimal radix;
- $b = \text{hexadecimal representation of bits } (b7, b_6, \dots b_1, b_0).$

These operations can be performed using the exponential and logarithm lookup tables B.19 and B.20. In these tables the exponents are given as decimal numbers and the polynomials are expressed as hexadecimal numbers.

Table B.19 is a table of polynomials that can be used to transform exponentials to polynomials.

Table B.19: Exponential table:  $B = \alpha^E$ 

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	2	4	8	10	20	40	80	1D	3A	74	E8	CD	87	13	26
	4C	98	2D	5A	B4	75	EΑ	C9	8F	03	06	0C	18	30	60	C0
	9D	27	4E	9C	25	4A	94	35	6A	D4	B5	77	EE	C1	9F	23
48	46	8C	05	0A	14	28	50	A0	5D	BA	69	D2	B9	6F	DE	A1
64	5F	BE	61	C2	99	2F	5E	BC	65	CA	89	0F	1E	3C	78	F0
80	FD	E7	D3	BB	6B	D6	B1	7F	FE	E1	DF	A3	5B	B6	71	E2
	D9	AF	43	86	11	22	44	88	0D	1A	34	68	D0	BD	67	CE
0	81	1F	3E	7C	F8	ED	C7	93	3B	76	EC	C5	97	33	66	CC
16	85	17	2E	5C	B8	6D	DA	Α9	4F	9E	21	42	84	15	2A	54
32	A8	4D	9A	29	52	A4	55	AA	49	92	39	72	E4	D5	B7	73
160	E6	D1	BF	63	C6	91	3F	7E	FC	E5	D7	В3	7B	F6	F1	FF
176	E3	DB	AB	4B	96	31	62	C4	95	37	6E	DC	A5	57	ΑE	41
192	82	19	32	64	C8	8D	07	0E	1C	38	70	E0	DD	A7	53	A6
208	51	A2	59	B2	79	F2	F9	EF	C3	9B	2B	56	AC	45	A8	09
224	12	24	48	90	3D	7A	F4	F5	F7	F3	FB	EB	СВ	8B	0B	16
240	2C	58	B0	7D	FA	E9	CF	83	1B	36	6C	D8	AD	47	8E	01

Table B.20 is a table of exponentials that can be used to transform polynomials to exponentials.

Table B.20: Log table: E = LOG(B)

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
00		0	1	25	2	50	26	198	3	223	51	238	27	104	199	75
10	4	100	224	14	52	141	239	129	28	193	105	248	200	8	76	113
20	5	138	101	47	225	36	15	33	53	147	142	218	240	18	130	69
30	29	181	194	125	106	39	249	185	201	154	9	120	77	228	114	166
40	6	191	139	98	102	221	48	253	226	152	37	179	16	145	34	136
50	54	208	148	206	143	150	219	189	241	210	19	92	131	56	70	64
60	30	66	182	163	195	72	126	110	107	58	40	84	250	133	186	61
70	202	94	155	159	10	21	121	43	78	212	229	172	115	243	167	87
80	7	112	192	247	140	128	99	13	103	74	222	237	49	197	254	24
90	227	165	153	119	38	184	180	124	17	68	146	217	35	32	137	46
A0	55	63	209	91	149	188	207	205	144	135	151	178	220	252	190	97
B0	242	86	211	171	20	42	93	158	132	60	57	83	71	109	65	162
C0	31	45	67	216	183	123	164	118	196	23	73	236	127	12	111	246
D0	108	161	59	82	41	157	85	170	251	96	134	177	187	204	62	90
E0	203	89	95	176	156	169	160	81	11	245	22	235	122	117	44	215
F0	79	174	213	233	230	231	173	232	116	214	244	234	168	80	88	175

#### B.3.8 Short LC CRC calculation

The 8-bit parity field for the 4-burst CACH message shall be an 8-bit CRC. It shall be the remainder of the division (modulo 2) by the generator polynomial

$$G(x) = x^8 + x^2 + x + 1 \tag{17}$$

of the product of x<sup>8</sup> multiplied by the content of the 4-burst CACH message, excluding the 8-bit parity field.

#### B.3.9 CRC-CCITT calculation

Consider the 80 data header bits as the coefficients of a polynomial M(x) of degree 79, associating the MSB of the zero-th header octet with  $x^{79}$  and the LSB of the ninth header octet with  $x^0$ . Define the generator polynomial,  $G_H(x)$ , and the inversion polynomial,  $I_H(x)$ .

$$G_{H}(x) = x^{16} + x^{12} + x^{5} + 1 \tag{18}$$

$$I_{H}(x) = x^{15} + x^{14} + x^{13} + \dots + x^{2} + x + 1$$
(19)

The header CRC polynomial,  $F_H(x)$ , is then computed from the formula:

$$F_{H}(x) = (x^{16} M(x) \mod G_{H}(x)) + I_{H}(x)$$
(20)

modulo 2, i.e. in GF(2).

The coefficients of  $F_H(x)$  are placed in the CRC field with the MSB of the zero-th octet of the CRC corresponding to  $x^{15}$  and the LSB of the next octet of the CRC corresponding to  $x^0$ .

#### B.3.10 32-bit CRC calculation

The message CRC is a 4-octet cyclic redundancy check coded over all of the data octets included in the Intermediate Blocks and the octets of user information of the Last Block. The specific calculation is as follows:

Let k be the total number of user information and pad bits over which the message CRC is to be calculated. Consider the k message bits as the coefficients of a polynomial M(x) of degree k-1, associating the MSB of the zero-th message octet with  $x^{k-1}$  and the LSB of the last message octet with  $x^0$ . Define the generator polynomial,  $G_M(x)$ , and the inversion polynomial,  $I_M(x)$ .

$$G_{M}(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x + 1 \tag{21}$$

$$I_{\mathbf{M}}(x) = x^{31} + x^{30} + x^{29} + \dots + x^2 + x + 1$$
 (22)

The message CRC polynomial, F<sub>M</sub>(x), is then computed from the following formula:

$$F_{M}(x) = (x^{32} M(x) \mod G_{M}(x)) + I_{M}(x)$$
 (23)

modulo 2, i.e. in GF(2).

The coefficients of  $F_M(x)$  are placed in the CRC field with the MSB of the zero-th octet of the CRC corresponding to  $x^{31}$  and the LSB of the third octet of the CRC corresponding to  $x^0$ .

#### B.3.11 CRC-9 calculation

The transmitter computes the CRC-9 as follows. First, the 16 octets of user data and the seven bits of the serial number are arranged as 135 bits, with the serial number being the first seven bits. These are then considered to be the coefficients of a message polynomial, M(x), of degree 134, with:

- bit 6 of the Serial Number corresponding to a coefficient of the x<sup>134</sup> term;
- bit 5 of the Serial Number corresponding to the x<sup>133</sup> term;
- ...
- bit 0 of the Serial Number corresponding to the  $x^{128}$  term;
- bit 7 of octet 2 corresponding to the  $x^{127}$  term;

- bit 6 of octet 2 corresponding to the x<sup>126</sup> term;
- ...
- bit 1 of octet 17 corresponding to the x<sup>1</sup> term; and
- bit 0 of octet 17 corresponding to the  $x^0$  term.

Define the generator polynomial,  $G_9(x)$ , and the inversion polynomial,  $I_9(x)$ .

$$G_9(x) = x^9 + x^6 + x^4 + x^3 + 1 \tag{24}$$

$$Ig(x) = x^8 + x^7 + x^6 + ... + x + 1$$
 (25)

The CRC-9 polynomial, F<sub>9</sub>(x), shall be computed from the formula,

$$F_9(x) = (x^9 M(x) \mod G_9(x)) + I_9(x)$$
(26)

modulo 2, i.e. in GF(2).

The coefficients of F<sub>9</sub>(x) are placed in the CRC-9 field with the MSB corresponding to bit 0 of octet 0, the next most significant bit corresponding to bit 7 of octet 1, and the LSB corresponding to bit 0 of octet 1.

#### B.3.12 5-bit Checksum (CS) calculation


The calculation for the 5-bit CS is given by formula (27), where the summation is done with unsigned arithmetic in a 16-bit accumulator (maximum value is  $9 \times 255 = 2295$ ) where the values for LC\_x are the octets of the 72-bit LC as shown in figure B.3. The calculation yields a 5-bit CS in the range 0 to 30.

$$CS = [LC_0 + LC_1 + ... + LC_8] \mod 31$$
 (27)

### B.4 Interleaving

#### B.4.1 CACH interleaving

The details for interleaving the payload and CACH framing over a 24-bit CACH burst are shown in figure B.9. The access (AT), numbering (TC), and framing bits (LCSS) and their three Hamming parity bits (H) are spread over the entire CACH burst for resistance to fades. The seventeen CACH payload bits (P) placed sequentially in the gaps.



TX(23) TX(22) TX(21) TX(20) TX(19) TX(18) TX(17) TX(16) TX(15) TX(14) TX(13) TX(12) TX(11) TX(10) TX(9) TX(8) TX(7) TX(6) TX(5) TX(4) TX(3) TX(2) TX(1) TX(0)

Figure B.9: CACH burst interleaver

## Annex C (informative): Example timing diagrams

This annex describes and shows some timing examples.

#### C.1 Unit-to-Unit

In this case a mobile station transmits a Normal Burst in Slot 1 and then listens for a Reverse Channel burst in Slot 2. Alternatively, the mobile station transmits a Normal Burst in Slot 2 and listen for a Reverse Channel Burst in Slot 1; the timing is the same either way. The timing is shown in figure C.1




Figure C.1: Unit-to-Unit timing diagram

The case shown in figure C.1 is that of a mobile station transmitting in direct mode and then listening for a Reverse Channel transmission from a second mobile station. Since the second mobile station can be a substantial distance from the first mobile station, its Reverse Channel burst can be delayed with respect to the slotting structure defined by the first mobile station. By specification, the delay can be up to 1 ms. This means that the first mobile station shall be ready to receive the Reverse Channel 9,75 ms after sending its Normal Burst but may change frequency to transmit no sooner than 8,75 ms before its next Normal Burst is to be sent. Therefore, in this case, the maximum synthesizer lock-time shall be 8,75 ms.

#### C.2 Reverse Channel

This example shows a mobile station transmitting on a Reverse Channel burst between receiving Normal Bursts from a second base or mobile station. In this case, the mobile station synchronizes its timing to the second station, regardless of whether the second station is a base or mobile, and, therefore, there is no timing offset due to propagation delay. The timing is shown in figure C.2. The maximum allowable synthesizer lock-time shall be 8,75 ms.




Figure C.2: Reverse Channel timing diagram

## Annex D (normative): Idle / Null burst bit definition

The following abbreviations are used in the tables:

H\_Cx Hamming parity bit from column x of a BPTC; H\_Rx Hamming parity bit from row x of a BPTC;

I Information bit;
R Reserved bit;
TX Transmitted bit.

### D.1 Null embedded signalling bit definitions

The 11 information bits of the Null Embedded are all set to 0. Consequently, all of the FEC and parity check bits of the BPTC will also be 0. The 32 bits of the Transmit Matrix defined in clause D.2.1 are listed in table D.1.

Bit index Bit value Bit index Bit value Bit index Bit value Bit index Bit value TX(31) TX(23) TX(15) TX(7) TX(30) 0 TX(22) 0 TX(14) 0 TX(6) 0 TX(29) 0 TX(21) TX(13) 0 TX(5) 0 0 TX(28) 0 TX(20) 0 TX(12) 0 TX(4) 0 TX(27) 0 TX(19) 0 TX(11) 0 TX(3) 0 0 TX(18) TX(10) 0 0 TX(26) 0 TX(2) TX(1) TX(25) 0 TX(17) 0 TX(9) 0 0 TX(24) 0 TX(16) 0 TX(8) 0 TX(0) 0

Table D.1: Null embedded signalling

#### D.2 Idle burst bit definitions

The information bits for the Idle burst are creating by generating 96 bits of pseudo random bits. The specific values of these bits are given in table D.2.

Bit value Bit name Bit value Bit name Bit value Bit name Bit value 1(95)I(71)I(47)I(23)I(94)1 I(70)0 I(46)I(22)1 I(93)1 I(69)0 I(45)0 I(21)0 I(92)1 I(68)1 I(44)0 I(20)0 I(91)1 I(67)0 I(43)1 I(19)1 I(90)1 I(66)1 I(42)1 I(18)1 I(89) I(41) 1 I(65)1 1 I(17)0 I(88)1 I(64)1 I(40)0 I(16) 1 I(87) I(63) 0 I(39) I(15) 1 1 1 I(86)0 I(62)0 I(38)I(14)0 I(61) 0 I(85)0 I(37)I(13)1 0 I(84) 0 I(60) 1 I(36) 1 I(12) 0 I(83) 0 I(59)0 I(35) 0 I(11) 1 I(82) 0 I(58) 0 I(34) 0 I(10) 0 I(33) 0 I(9) I(81)1 I(57)1 1 I(80)1 0 I(32)I(8) 0 I(56)1 I(79)1 I(55)0 I(31)1 I(7)1 I(78)1 I(54)0 I(30)1 I(6)0 0 I(77)I(53)0 I(29)1 I(5)0 0 0 I(76)1 I(28)I(4)1 I(52)0 I(75)1 0 I(51)1 I(27)I(3)I(74) I(50) 0 I(26) 0 1 I(2) 1 I(73)1 I(49)0 I(25)Ī(1) 0 I(72) I(48) I(24)I(0)

Table D.2: Information bits for Idle burst

The information bits are then FEC encoded using the BPTC (196,96) defined in clause B.1.1 and interleaved for the general data burst. The information bits and FEC parity check bits after encoding are shown in figure D.1 which follows the format defined in figure B.1.




Figure D.1: FEC encoded idle burst

The specific bit names and their corresponding bit values for the information and FEC parity bits are listed in table D.3.

Table D.3: FEC encoded bits for idle burst

Bit name	Bit value	Bit name	Bit value		Bit value	Bit name	Bit Value
R(3)	0	I(62)	0	I(25)	1	H_C12(3)	0
R(2)	0	I(61)	1	I(24)	1	H_C13(3)	0
R(1)	0	I(60)	1	I(23)	1	H_C14(3)	1
R(0)	0	I(59)	0	I(22)	1	H_C15(3)	1
I(95)	1	I(58)	0	H_R7(3)	0	H_C1(2)	1
I(94)	1	I(57)	1	H_R7(2)	0	H_C2(2)	0
I(93)	1	I(56)	0	H_R7(1)	1	H_C3(2)	1
I(92)	1	I(55)	0	H_R7(0)	0	H_C4(2)	1
I(91)	1	H_R4(3)	0	I(21)	0	H_C5(2)	0
I(90)	1	H_R4(2)	1	I(20)	0	H_C6(2)	0
I(89)	1	H_R4(1)	0	I(19)	1	H_C7(2)	1
I(88)	1	H_R4(0)	1	I(18)	1	H_C8(2)	1
H_R1(3)	0	I(54)	0	I(17)	0	H_C9(2)	1
H_R1(2)	1	I(53)	0	I(16)	1	H_C10(2)	1
H_R1(1)	0	I(52)	0	I(15)	1	H_C11(2)	0
H_R1(0)	0	I(51)	1	I(14)	0	H_C12(2)	1
I(87)	1	I(50)	0	I(13)	0	H_C13(2)	1
I(86)	0	I(49)	0	I(12)	0	H_C14(2)	0
I(85)	0	I(48)	1	I(11)	1	H_C15(2)	0
I(84)	0	I(47)	0	H_R8(3)	1	H_C1(1)	0
I(83)	0	I(46)	1	H_R8(2)	1	H_C2(1)	0
I(82)	0	I(45)	0	H_R8(1)	0	H_C3(1)	1
I(81)	1	I(44)	0	H_R8(0)	1	H_C4(1)	0
I(80)	1	H_R5(3)	0	I(10)	0	H_C5(1)	0
I(79)	1	H_R5(2)	1	I(9)	1	H_C6(1)	0
I(78)	1	H_R5(1)	1	I(8)	0	H_C7(1)	0
I(77)	0	H_R5(0)	1	I(7)	1	H_C8(1)	1
H_R2(3)	1	I(43)	1	I(6)	0	H_C9(1)	0
H_R2(2)	1	I(42)	1	I(5)	0	H_C10(1)	0
H_R2(1)	0	I(41)	1	I(4)	1	H_C11(1)	0
H_R2(0)	1	I(40)	0	I(3)	0	H_C12(1)	0
I(76)	1	I(39)	1	I(2)	0	H_C13(1)	1
I(75)	1	I(38)	1	I(1)	0	H_C14(1)	0
I(74)	1	I(37)	0	I(0)	1	H_C15(1)	0
I(73)	1	I(36)	1	H_R9(3)	0	H_C1(0)	0
I(72)	1	I(35)	0	H_R9(2)	1	H_C2(0)	1
I(71)	0	I(34)	0	H_R9(1)	0	H_C3(0)	0
I(70)	0	I(33)	0	H_R9(0)	1	H_C4(0)	0
I(69)	0	H_R6(3)	1	H_C1(3)	0	H_C5(0)	1
I(68)	1	H_R6(2)	1	H_C2(3)	1	H_C6(0)	0
I(67)	0	H_R6(1)	0	H_C3(3)	0	H_C7(0)	1
I(66)	1	H_R6(0)	1	H_C4(3)	0	H_C8(0)	0
H_R3(3)	1	I(32)	1	H_C5(3)	1	H_C9(0)	1
H_R3(2)	1	I(31)	1	H_C6(3)	1	H_C10(0)	1
H_R3(1)	0	I(30)	1	H_C7(3)	1	H_C11(0)	1
H_R3(0)	1	I(29)	1	H_C8(3)	0	H_C12(0)	0
I(65)	1	I(28)	0	H_C9(3)	0	H_C13(0)	1
I(64)	1	I(27)	0	H_C10(3)	1	H_C14(0)	1
I(63)	0	I(26)	1	H_C11(3)	0	H_C15(0)	0

## Annex E (normative): Transmit bit order

The following tables E.1 to E.12 list out the transmit order of bits for the basic data and voice bursts. The transmitter modulation consists of a sequence of dibit symbols that are serially transmitted. Each dibit consists of 2 bits of information. The tables for the bursts consist of a sequence of dibit symbols, starting with symbol L66 (66 symbols to the left of burst centre), decrementing to L1, then proceeding with R1, and then incrementing up to R66 (66 symbols to the right of burst centre). The first symbol transmitted shall be symbol L66.

The transmitted signal consists of a sequence of fields of information. Each field is in turn decomposed into bits. For example, the voice code word 0, or c\_0, consists of 24 bits which are numbered 23, 22, 21, ... 1, 0. The least significant bit is always numbered 0 in a field. Generally, the least significant bit is always transmitted last. The least significant bit is always portrayed as the right-most bit. The number of the bit is always enclosed in parenthesis, for example HC\_12(1) refers to the vector for the Hamming code word for the 12<sup>th</sup> column, first bit.

After most of the information fields there is a parity check field for the error correcting code. The name of the code is always used to denote the parity check field. For example, a QR code is used to protect the embedded code word (EMB), so the parity check field is named qr(x) where x varies from 8 down to 0. Bit 0 is always the least significant bit of the parity check field, and is always portrayed as the right-most bit. In most cases, an index number for a bit follows the field name, as in "H\_C11(3)", which denotes bit 3 of the field.

The following abbreviations are used in the tables:

CC Colour Code:

D\_Sync General Data Burst Sync;

DT Data Type field for General Data Bursts;

Golay Code parity check;

H\_Cx
 Hamming parity bit from column x of a BPTC;
 H\_Rx
 Hamming parity bit from row x of a BPTC;
 Hx
 Hamming parity bit for row x of a BPTC;
 Information bit for General Data Burst payload;

LCSS Link Control Start/ Stop;

N\_LC Null LC bit; PC Parity Check bit; PI Privacy Indicator;

QR Quadratic Residue Code Parity Check bit;

R Reserved bit;

R\_Sync Reverse Channel Sync;

RC Reverse Channel information bit;
Trellis\_Dibit Output Dibit from Trellis Code;
V\_Sync TDMA Voice Burst Sync;
VS Vocoder Socket bit.

Table E.1: Transmit bit order for BPTC general data burst with SYNC

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	R(3)	H_C14(1)	L22	H_C4(0)	H_C3(2)	R23	H_R1(3)	H_C10(1)
L65	H_C13(3)	H_R8(3)	L21	I(9)	I(32)	R24	H_C9(3)	I(14)
L64	I(33)	I(56)	L20	H_R6(0)	H_R4(1)	R25	I(37)	I(60)
L63	I(79)	H_C7(0)	L19	H_R2(2)	H_C11(0)	R26	I(83)	H_C3(0)
L62	H_C6(2)	I(6)	L18	H_C10(2)	I(2)	R27	H_C2(2)	I(10)
L61	I(29)	I(52)	L17	CC(3)	CC(2)	R28	H_R8(0)	H_R6(1)
L60	I(75)	R(2)	L16	CC(1)	CC(0)	R29	H_R4(2)	H_R2(3)
L59	H_C14(0)	H_C13(2)	L15	DT (3)	DT (2)	R30	H_C10(0)	H_C9(2)
L58	H_R9(3)	I(22)	L14	DT (1)	DT (0)	R31	I(3)	I(26)
L57	I(45)	I(68)	L13	Golay(11)	Golay(10)	R32	I(49)	I(72)
L56	I(91)	H_C6(1)	L12	D_Sync(47)	D_Sync(46)	R33	I(95)	H_C2(1)
L55	H_C5(3)	I(18)	L11	D_Sync(45)	D_Sync(44)	R34	H_C1(3)	H_R9(0)
L54	I(41)	I(64)	L10	D_Sync(43)	D_Sync(42)	R35	H_R7(1)	H_R5(2)
L53	I(87)	H_R1(0)	L9	D_Sync(41)	D_Sync(40)	R36	H_R3(3)	I(88)
L52	H_C13(1)	H_C12(3)	L8	D_Sync(39)	D_Sync(38)	R37	H_C9(1)	H_C8(3)
L51	I(11)	I(34)	L7	D_Sync(37)	D_Sync(36)	R38	I(15)	I(38)
L50	I(57)	I(80)	L6	D_Sync(35)	D_Sync(34)	R39	I(61)	I(84)
L49	H_C6(0)	H_C5(2)	L5	D_Sync(33)	D_Sync(32)	R40	H_C2(0)	H_C1(2)
L48	I(7)	I(30)	L4	D_Sync(31)	D_Sync(30)	R41	H_C15(3)	H_R8(1)
L47	I(53)	I(76)	L3	D_Sync(29)	D_Sync(28)	R42	H_R6(2)	H_R4(3)
L46	H_R2(0)	H_C13(0)	L2	D_Sync(27)	D_Sync(26)	R43	I(77)	H_C9(0)
L45	H_C12(2)	I(0)	L1	D_Sync(25)	D_Sync(24)	R44	H_C8(2)	I(4)
L44	I(23)	I(46)	R1	D_Sync(23)	D_Sync(22)	R45	I(27)	I(50)
L43	I(69)	I(92)	R2	D_Sync(21)	D_Sync(20)	R46	I(73)	R(0)
L42	H_C5(1)	H_C4(3)	R3	D_Sync(19)	D_Sync(18)	R47	H_C1(1)	H_C15(2)
L41	I(19)	I(42)	R4	D_Sync(17)	D_Sync(16)	R48	H_R9(1)	H_R7(2)
L40	I(65)	H_R3(0)	R5	D_Sync(15)	D_Sync(14)	R49	H_R5(3)	I(66)
L39	H_R1(1)	H_C12(1)	R6	D_Sync(13)	D_Sync(12)	R50	I(89)	H_C8(1)
L38	H_C11(3)	I(12)	R7	D_Sync(11)	D_Sync(10)	R51	H_C7(3)	I(16)
L37	I(35)	I(58)	R8	D_Sync(9)	D_Sync(8)	R52	I(39)	I(62)
L36	I(81)	H_C5(0)	R9	D_Sync(7)	D_Sync(6)	R53	I(85)	H_C1(0)
L35	H_C4(2)	I(8)	R10	D_Sync(5)	D_Sync(4)	R54	H_C15(1)	H_C14(3)
L34	I(31)	I(54)	R11	D_Sync(3)	D_Sync(2)	R55	H_R8(2)	H_R6(3)
L33	H_R4(0)	H_R2(1)	R12	D_Sync(1)	D_Sync(0)	R56	I(55)	I(78)
L32	H_C12(0)	H_C11(2)	R13	Golay(9)	Golay(8)	R57	H_C8(0)	H_C7(2)
L31	I(1)	I(24)	R14	Golay(7)	Golay(6)	R58	I(5)	I(28)
L30	I(47)	I(70)	R15	Golay(5)	Golay(4)	R59	I(51)	I(74)
L29	I(93)	H_C4(1)	R16	Golay(3)	Golay(2)	R60	R(1)	H_C15(0)
L28	H_C3(3)	I(20)	R17	Golay(1)	Golay(0)	R61	H_C14(2)	H_R9(2)
L27	I(43)	H_R5(0)	R18	I(25)	I(48)	R62	H_R7(3)	I(44)
L26	H_R3(1)	H_R1(2)	R19	I(71)	I(94)	R63	I(67)	I(90)
L25	H_C11(1)	H_C10(3)	R20	H_C3(1)	H_C2(3)	R64	H_C7(1)	H_C6(3)
L24	I(13)	I(36)	R21	I(21)	H_R7(0)	R65	I(17)	I(40)
L23	I(59)	I(82)	R22	H_R5(1)	H_R3(2)	R66	I(63)	I(86)

Table E.2: Transmit bit order for BPTC general data burst with RC

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	R(3)	H_C14(1)	L22	H_C4(0)	H_C3(2)	R23	H_R1(3)	H_C10(1)
L65	H_C13(3)	H_R8(3)	L21	I(9)	I(32)	R24	H_C9(3)	I(14)
L64	I(33)	I(56)	L20	H_R6(0)	H_R4(1)	R25	I(37)	I(60)
L63	I(79)	H_C7(0)	L19	H_R2(2)	H_C11(0)	R26	I(83)	H_C3(0)
L62	H_C6(2)	I(6)	L18	H_C10(2)	I(2)	R27	H_C2(2)	I(10)
L61	I(29)	I(52)	L17	CC(3)	CC(2)	R28	H_R8(0)	H_R6(1)
L60	I(75)	R(2)	L16	CC(1)	CC(0)	R29	H_R4(2)	H_R2(3)
L59	H_C14(0)	H_C13(2)	L15	DT (3)	DT (2)	R30	H_C10(0)	H_C9(2)
L58	H_R9(3)	I(22)	L14	DT (1)	DT (0)	R31	I(3)	I(26)
L57	I(45)	I(68)	L13	Golay(11)	Golay(10)	R32	I(49)	I(72)
L56	I(91)	H_C6(1)	L12	CC(3)	CC(2)	R33	I(95)	H_C2(1)
L55	H_C5(3)	I(18)	L11	CC(1)	CC(0)	R34	H_C1(3)	H_R9(0)
L54	I(41)	I(64)	L10	PI	LCSS(1)	R35	H_R7(1)	H_R5(2)
L53	I(87)	H_R1(0)	L9	LCSS(0)	QR(8)	R36	H_R3(3)	I(88)
L52	H_C13(1)	H_C12(3)	L8	RC(10)	PC(7)	R37	H_C9(1)	H_C8(3)
L51	I(11)	I(34)	L7	RC(9)	PC(6)	R38	I(15)	I(38)
L50	I(57)	I(80)	L6	RC(8)	PC(5)	R39	I(61)	I(84)
L49	H_C6(0)	H_C5(2)	L5	RC(7)	PC(4)	R40	H_C2(0)	H_C1(2)
L48	I(7)	I(30)	L4	RC(6)	PC(3)	R41	H_C15(3)	H_R8(1)
L47	I(53)	I(76)	L3	RC(5)	PC(2)	R42	H_R6(2)	H_R4(3)
L46	H_R2(0)	H_C13(0)	L2	RC(4)	PC(1)	R43	I(77)	H_C9(0)
L45	H_C12(2)	I(0)	L1	RC(3)	PC(0)	R44	H_C8(2)	I(4)
L44	I(23)	I(46)	R1	RC(2)	PC(15)	R45	I(27)	I(50)
L43	I(69)	I(92)	R2	RC(1)	PC(14)	R46	I(73)	R(0)
L42	H_C5(1)	H_C4(3)	R3	RC(0)	PC(13)	R47	H_C1(1)	H_C15(2)
L41	I(19)	I(42)	R4	H1(4)	PC(12)	R48	H_R9(1)	H_R7(2)
L40	I(65)	H_R3(0)	R5	H1(3)	PC(11)	R49	H_R5(3)	I(66)
L39	H_R1(1)	H_C12(1)	R6	H1(2)	PC(10)	R50	I(89)	H_C8(1)
L38	H_C11(3)	I(12)	R7	H1(1)	PC(9)	R51	H_C7(3)	I(16)
L37	I(35)	I(58)	R8	H1(0)	PC(8)	R52	I(39)	I(62)
L36	I(81)	H_C5(0)	R9	QR(7)	QR(6)	R53	I(85)	H_C1(0)
L35	H_C4(2)	I(8)	R10	QR(5)	QR(4)	R54	H_C15(1)	H_C14(3)
L34	I(31)	I(54)	R11 R12	QR(3)	QR(2)	R55	H_R8(2)	H_R6(3)
L33 L32	H_R4(0) H_C12(0)	H_R2(1) H_C11(2)	R12	QR(1)	QR(0)	R56 R57	I(55) H_C8(0)	I(78) H_C7(2)
L32 L31			R14	Golay(9)	Golay(8)		_	
L30	I(1) I(47)	I(24)	R14	Golay(7) Golay(5)	Golay(6) Golay(4)	R58 R59	I(5) I(51)	I(28) I(74)
L29	I(47)	H_C4(1)	R16	Golay(5)	Golay(4)	R60	R(1)	H_C15(0)
L29 L28	H_C3(3)	I(20)	R17	Golay(3)	Golay(2)	R61	H_C14(2)	H_R9(2)
L26 L27	I(43)	H_R5(0)	R18	I(25)	I(48)	R62	H_R7(3)	I(44)
L26	H_R3(1)	H_R1(2)	R19	I(23)	I(46)	R63	I(67)	I( <del>44</del> )
L25	H_C11(1)	H_C10(3)	R20	H_C3(1)	H_C2(3)	R64	H_C7(1)	H_C6(3)
L23	I(13)	I(36)	R21	I(21)	H_R7(0)	R65	I(17)	I(40)
L23	I(13)	I(82)	R22	H_R5(1)	H_R3(2)	R66	I(63)	I(40)
LZJ	I(38)	11(02)	1144	I   N O ( I )	I _N3(2)	11.00	11(03)	1(00)

Table E.3: Transmit bit order for rate 3/4 data burst with SYNC

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1 Bit 0
L66	Trellis_Dib	it(97)	L22	Trellis_Dibit(5	3)	R23	Trellis_Dibit(43)
L65	Trellis Dib	it(96)	L21	Trellis Dibit(5	2)	R24	Trellis Dibit(42)
L64	Trellis Dib	it(95)	L20	Trellis Dibit(5	1)	R25	Trellis_Dibit(41)
L63	Trellis Dib	it(94)	L19	Trellis Dibit(5	0)	R26	Trellis_Dibit(40)
L62	Trellis Dib	it(93)	L18	Trellis Dibit(4	9)	R27	Trellis_Dibit(39)
L61	Trellis Dib	it(92)	L17	CC(3)	CC(2)	R28	Trellis Dibit(38)
L60	Trellis Dib	it(91)	L16	CC(1)	CC(0)	R29	Trellis_Dibit(37)
L59	Trellis_Dib	it(90)	L15	DT (3)	DT (2)	R30	Trellis_Dibit(36)
L58	Trellis_Dib	it(89)	L14	DT (1)	DT (0)	R31	Trellis_Dibit(35)
L57	Trellis_Dib	it(88)	L13	Golay(11)	Golay(10)	R32	Trellis_Dibit(34)
L56	Trellis_Dib	it(87)	L12	D_Sync(47)	D_Sync(46)	R33	Trellis_Dibit(33)
L55	Trellis_Dib	it(86)	L11	D_Sync(45)	D_Sync(44)	R34	Trellis_Dibit(32)
L54	Trellis_Dib	it(85)	L10	D_Sync(43)	D_Sync(42)	R35	Trellis_Dibit(31)
L53	Trellis_Dib	it(84)	L9	D_Sync(41)	D_Sync(40)	R36	Trellis_Dibit(30)
L52	Trellis_Dib	it(83)	L8	D_Sync(39)	D_Sync(38)	R37	Trellis_Dibit(29)
L51	Trellis_Dib	it(82)	L7	D_Sync(37)	D_Sync(36)	R38	Trellis_Dibit(28)
L50	Trellis_Dib	it(81)	L6	D_Sync(35)	D_Sync(34)	R39	Trellis_Dibit(27)
L49	Trellis_Dib		L5	D_Sync(33)	D_Sync(32)	R40	Trellis_Dibit(26)
L48	Trellis_Dib	it(79)	L4	D_Sync(31)	D_Sync(30)	R41	Trellis_Dibit(25)
L47	Trellis_Dib	it(78)	L3	D_Sync(29)	D_Sync(28)	R42	Trellis_Dibit(24)
L46	Trellis_Dib	it(77)	L2	D_Sync(27)	D_Sync(26)	R43	Trellis_Dibit(23)
L45	Trellis_Dib		L1	D_Sync(25)	D_Sync(24)	R44	Trellis_Dibit(22)
L44	Trellis_Dib	it(75)	R1	D_Sync(23)	D_Sync(22)	R45	Trellis_Dibit(21)
L43	Trellis_Dib	it(74)	R2	D_Sync(21)	D_Sync(20)	R46	Trellis_Dibit(20)
L42	Trellis_Dib	it(73)	R3	D_Sync(19)	D_Sync(18)	R47	Trellis_Dibit(19)
L41	Trellis_Dib	it(72)	R4	D_Sync(17)	D_Sync(16)	R48	Trellis_Dibit(18)
L40	Trellis_Dib		R5	D_Sync(15)	D_Sync(14)	R49	Trellis_Dibit(17)
L39	Trellis_Dib		R6	D_Sync(13)	D_Sync(12)	R50	Trellis_Dibit(16)
L38	Trellis_Dib		R7	D_Sync(11)	D_Sync(10)	R51	Trellis_Dibit(15)
L37	Trellis_Dib		R8	D_Sync(9)	D_Sync(8)	R52	Trellis_Dibit(14)
L36	Trellis_Dib		R9	D_Sync(7)	D_Sync(6)	R53	Trellis_Dibit(13)
L35	Trellis_Dib		R10	D_Sync(5)	D_Sync(4)	R54	Trellis_Dibit(12)
L34	Trellis_Dib		R11	D_Sync(3)	D_Sync(2)	R55	Trellis_Dibit(11)
L33	Trellis_Dib		R12	D_Sync(1)	D_Sync(0)	R56	Trellis_Dibit(10)
L32	Trellis_Dib		R13	Golay(9)	Golay(8)	R57	Trellis_Dibit(9)
L31	Trellis_Dib		R14	Golay(7)	Golay(6)	R58	Trellis_Dibit(8)
L30	Trellis_Dib		R15	Golay(5)	Golay(4)	R59	Trellis_Dibit(7)
L29	Trellis_Dib		R16	Golay(3)	Golay(2)	R60	Trellis_Dibit(6)
L28	Trellis_Dib		R17	Golay(1)	Golay(0)	R61	Trellis_Dibit(5)
L27	Trellis_Dib		R18	Trellis_Dibit(4		R62	Trellis_Dibit(4)
L26	Trellis_Dib	/	R19	Trellis_Dibit(4		R63	Trellis_Dibit(3)
L25	Trellis_Dib		R20	Trellis_Dibit(4	,	R64	Trellis_Dibit(2)
L24	Trellis_Dib		R21	Trellis_Dibit(4		R65	Trellis_Dibit(1)
L23	Trellis_Dib	it(54)	R22	Trellis_Dibit(4	4)	R66	Trellis_Dibit(0)

Table E.4: Transmit bit order for rate 3/4 data burst with Reverse Channel

Symbol	Bit 1 Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1 Bit 0
L66	Trellis_Dibit(97)	L22	Trellis_Dibit(	53)	R23	Trellis_Dibit(43)
L66	Trellis_Dibit(97)	L22	Trellis_Dibit(	53)	R23	Trellis_Dibit(43)
L65	Trellis_Dibit(96)	L21	Trellis_Dibit(	52)	R24	Trellis_Dibit(42)
L64	Trellis_Dibit(95)	L20	Trellis_Dibit(	51)	R25	Trellis_Dibit(41)
L63	Trellis_Dibit(94)	L19	Trellis_Dibit(	50)	R26	Trellis_Dibit(40)
L62	Trellis_Dibit(93)	L18	Trellis_Dibit(	49)	R27	Trellis_Dibit(39)
L61	Trellis_Dibit(92)	L17	CC(3)	CC(2)	R28	Trellis_Dibit(38)
L60	Trellis_Dibit(91)	L16	CC(1)	CC(0)	R29	Trellis_Dibit(37)
L59	Trellis_Dibit(90)	L15	DT (3)	DT (2)	R30	Trellis_Dibit(36)
L58	Trellis_Dibit(89)	L14	DT (1)	DT (0)	R31	Trellis_Dibit(35)
L57	Trellis_Dibit(88)	L13	Golay(11)	Golay(10)	R32	Trellis_Dibit(34)
L56	Trellis_Dibit(87)	L12	CC(3)	CC(2)	R33	Trellis_Dibit(33)
L55	Trellis_Dibit(86)	L11	CC(1)	CC(0)	R34	Trellis_Dibit(32)
L54	Trellis_Dibit(85)	L10	PI	LCSS(1)	R35	Trellis_Dibit(31)
L53	Trellis_Dibit(84)	L9	LCSS(0)	QR(8)	R36	Trellis_Dibit(30)
L52	Trellis_Dibit(83)	L8	RC(10)	PC(7)	R37	Trellis Dibit(29)
L51	Trellis_Dibit(82)	L7	RC(9)	PC(6)	R38	Trellis_Dibit(28)
L50	Trellis_Dibit(81)	L6	RC(8)	PC(5)	R39	Trellis_Dibit(27)
L49	Trellis Dibit(80)	L5	RC(7)	PC(4)	R40	Trellis_Dibit(26)
L48	Trellis_Dibit(79)	L4	RC(6)	PC(3)	R41	Trellis_Dibit(25)
L47	Trellis_Dibit(78)	L3	RC(5)	PC(2)	R42	Trellis_Dibit(24)
L46	Trellis Dibit(77)	L2	RC(4)	PC(1)	R43	Trellis Dibit(23)
L45	Trellis_Dibit(76)	L1	RC(3)	PC(0)	R44	Trellis_Dibit(22)
L44	Trellis_Dibit(75)	R1	RC(2)	PC(15)	R45	Trellis_Dibit(21)
L43	Trellis_Dibit(74)	R2	RC(1)	PC(14)	R46	Trellis_Dibit(20)
L42	Trellis_Dibit(73)	R3	RC(0)	PC(13)	R47	Trellis_Dibit(19)
L41	Trellis_Dibit(72)	R4	H1(4)	PC(12)	R48	Trellis_Dibit(18)
L40	Trellis_Dibit(71)	R5	H1(3)	PC(11)	R49	Trellis_Dibit(17)
L39	Trellis_Dibit(70)	R6	H1(2)	PC(10)	R50	Trellis_Dibit(16)
L38	Trellis_Dibit(69)	R7	H1(1)	PC(9)	R51	Trellis_Dibit(15)
L37	Trellis_Dibit(68)	R8	H1(0)	PC(8)	R52	Trellis_Dibit(14)
L36	Trellis_Dibit(67)	R9	QR(7)	QR(6)	R53	Trellis_Dibit(13)
L35	Trellis_Dibit(66)	R10	QR(5)	QR(4)	R54	Trellis_Dibit(12)
L34	Trellis_Dibit(65)	R11	QR(3)	QR(2)	R55	Trellis_Dibit(11)
L33	Trellis_Dibit(64)	R12	QR(1)	QR(0)	R56	Trellis_Dibit(10)
L32	Trellis_Dibit(63)	R13	Golay(9)	Golay(8)	R57	Trellis_Dibit(9)
L31	Trellis_Dibit(62)	R14	Golay(7)	Golay(6)	R58	Trellis_Dibit(8)
L30	Trellis_Dibit(61)	R15	Golay(5)	Golay(4)	R59	Trellis_Dibit(7)
L29	Trellis_Dibit(60)	R16	Golay(3)	Golay(2)	R60	Trellis_Dibit(6)
L28	Trellis_Dibit(59)	R17	Golay(1)	Golay(0)	R61	Trellis_Dibit(5)
L27	Trellis_Dibit(58)	R18	Trellis_Dibit(		R62	Trellis_Dibit(4)
L26	Trellis_Dibit(57)	R19	Trellis_Dibit(		R63	Trellis_Dibit(3)
L25	Trellis_Dibit(56)	R20	Trellis_Dibit(		R64	Trellis_Dibit(2)
L24	Trellis_Dibit(55)	R21	Trellis_Dibit(	45)	R65	Trellis_Dibit(1)
L23	Trellis_Dibit(54)	R22	Trellis_Dibit(	44)	R66	Trellis_Dibit(0)

Table E.5: Transmit bit order for voice burst with SYNC (burst A)

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	V_Sync(47)	V_Sync(46)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	V_Sync(45)	V_Sync(44)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	V_Sync(43)	V_Sync(42)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	V_Sync(41)	V_Sync(40)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	V_Sync(39)	V_Sync(38)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	V_Sync(37)	V_Sync(36)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	V_Sync(35)	V_Sync(34)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	V_Sync(33)	V_Sync(32)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	V_Sync(31)	V_Sync(30)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	V_Sync(29)	V_Sync(28)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	V_Sync(27)	V_Sync(26)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	V_Sync(25)	V_Sync(24)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	V_Sync(23)	V_Sync(22)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	V_Sync(21)	V_Sync(20)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	V_Sync(19)	V_Sync(18)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	V_Sync(17)	V_Sync(16)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	V_Sync(15)	V_Sync(14)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	V_Sync(13)	V_Sync(12)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	V_Sync(11)	V_Sync(10)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	V_Sync(9)	V_Sync(8)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	V_Sync(7)	V_Sync(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	V_Sync(5)	V_Sync(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	V_Sync(3)	V_Sync(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	V_Sync(1)	V_Sync(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.6: Transmit bit order for voice burst with embedded signalling fragment 1

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	LC(71)	LC(60)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	LC(49)	LC(39)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	LC(29)	LC(19)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	LC(9)	PC(15)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	LC(70)	LC(59)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	LC(48)	LC(38)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	LC(28)	LC(18)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	LC(8)	PC(14)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	LC(69)	LC(58)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	LC(47)	LC(37)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	LC(27)	LC(17)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	LC(7)	PC(13)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	LC(68)	LC(57)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	LC(46)	LC(36)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	LC(26)	LC(16)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	LC(6)	PC(12)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.7: Transmit bit order for voice burst with embedded signalling fragment 2

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	LC(67)	LC(56)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	LC(45)	LC(35)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	LC(25)	LC(15)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	LC(5)	PC(11)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	LC(66)	LC(55)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	LC(44)	LC(34)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	LC(24)	LC(14)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	LC(4)	PC(10)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	LC(65)	LC(54)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	LC(43)	LC(33)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	LC(23)	LC(13)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	LC(3)	PC(9)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	LC(64)	LC(53)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	LC(42)	LC(32)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	LC(22)	LC(12)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	LC(2)	PC(8)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.8: Transmit bit order for voice burst with embedded signalling fragment 3

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	LC(63)	LC(52)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	LC(41)	LC(31)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	LC(21)	LC(11)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	LC(1)	PC(7)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	LC(62)	LC(51)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	LC(40)	LC(30)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	LC(20)	LC(10)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	LC(0)	PC(6)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	LC(61)	LC(50)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	CS(4)	CS(3)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	CS(2)	CS(1)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	CS(0)	PC(5)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	H1(4)	H2(4)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	H3(4)	H4(4)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	H5(4)	H6(4)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	H7(4)	PC(4)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.9: Transmit bit order for voice burst with embedded signalling fragment 4

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	H1(3)	H2(3)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	H3(3)	H4(3)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	H5(3)	H6(3)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	H7(3)	PC(3)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	H1(2)	H2(2)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	H3(2)	H4(2)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	H5(2)	H6(2)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	H7(2)	PC(2)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	H1(1)	H2(1)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	H3(1)	H4(1)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	H5(1)	H6(1)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	H7(1)	PC(1)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	H1(0)	H2(0)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	H3(0)	H4(0)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	H5(0)	H6(0)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	H7(0)	PC(0)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.10: Transmit bit order for voice burst with embedded RC

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	RC(10)	PC(7)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	RC(9)	PC(6)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	RC(8)	PC(5)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	RC(7)	PC(4)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	RC(6)	PC(3)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	RC(5)	PC(2)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	RC(4)	PC(1)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	RC(3)	PC(0)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	RC(2)	PC(15)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	RC(1)	PC(14)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	RC(0)	PC(13)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	H1(4)	PC(12)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	H1(3)	PC(11)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	H1(2)	PC(10)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	H1(1)	PC(9)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	H1(0)	PC(8)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.11: Transmit bit order for voice burst with NULL

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L66	VS(215)	VS(214)	L22	VS(127)	VS(126)	R23	VS(87)	VS(86)
L65	VS(213)	VS(212)	L21	VS(125)	VS(124)	R24	VS(85)	VS(84)
L64	VS(211)	VS(210)	L20	VS(123)	VS(122)	R25	VS(83)	VS(82)
L63	VS(209)	VS(208)	L19	VS(121)	VS(120)	R26	VS(81)	VS(80)
L62	VS(207)	VS(206)	L18	VS(119)	VS(118)	R27	VS(79)	VS(78)
L61	VS(205)	VS(204)	L17	VS(117)	VS(116)	R28	VS(77)	VS(76)
L60	VS(203)	VS(202)	L16	VS(115)	VS(114)	R29	VS(75)	VS(74)
L59	VS(201)	VS(200)	L15	VS(113)	VS(112)	R30	VS(73)	VS(72)
L58	VS(199)	VS(198)	L14	VS(111)	VS(110)	R31	VS(71)	VS(70)
L57	VS(197)	VS(196)	L13	VS(109)	VS(108)	R32	VS(69)	VS(68)
L56	VS(195)	VS(194)	L12	CC(3)	CC(2)	R33	VS(67)	VS(66)
L55	VS(193)	VS(192)	L11	CC(1)	CC(0)	R34	VS(65)	VS(64)
L54	VS(191)	VS(190)	L10	PI	LCSS(1)	R35	VS(63)	VS(62)
L53	VS(189)	VS(188)	L9	LCSS(0)	QR(8)	R36	VS(61)	VS(60)
L52	VS(187)	VS(186)	L8	N_LC(10)	PC(7)	R37	VS(59)	VS(58)
L51	VS(185)	VS(184)	L7	N_LC(9)	PC(6)	R38	VS(57)	VS(56)
L50	VS(183)	VS(182)	L6	N_LC(8)	PC(5)	R39	VS(55)	VS(54)
L49	VS(181)	VS(180)	L5	N_LC(7)	PC(4)	R40	VS(53)	VS(52)
L48	VS(179)	VS(178)	L4	N_LC(6)	PC(3)	R41	VS(51)	VS(50)
L47	VS(177)	VS(176)	L3	N_LC(5)	PC(2)	R42	VS(49)	VS(48)
L46	VS(175)	VS(174)	L2	N_LC(4)	PC(1)	R43	VS(47)	VS(46)
L45	VS(173)	VS(172)	L1	N_LC(3)	PC(0)	R44	VS(45)	VS(44)
L44	VS(171)	VS(170)	R1	N_LC(2)	PC(15)	R45	VS(43)	VS(42)
L43	VS(169)	VS(168)	R2	N_LC(1)	PC(14)	R46	VS(41)	VS(40)
L42	VS(167)	VS(166)	R3	N_LC(0)	PC(13)	R47	VS(39)	VS(38)
L41	VS(165)	VS(164)	R4	H1(4)	PC(12)	R48	VS(37)	VS(36)
L40	VS(163)	VS(162)	R5	H1(3)	PC(11)	R49	VS(35)	VS(34)
L39	VS(161)	VS(160)	R6	H1(2)	PC(10)	R50	VS(33)	VS(32)
L38	VS(159)	VS(158)	R7	H1(1)	PC(9)	R51	VS(31)	VS(30)
L37	VS(157)	VS(156)	R8	H1(0)	PC(8)	R52	VS(29)	VS(28)
L36	VS(155)	VS(154)	R9	QR(7)	QR(6)	R53	VS(27)	VS(26)
L35	VS(153)	VS(152)	R10	QR(5)	QR(4)	R54	VS(25)	VS(24)
L34	VS(151)	VS(150)	R11	QR(3)	QR(2)	R55	VS(23)	VS(22)
L33	VS(149)	VS(148)	R12	QR(1)	QR(0)	R56	VS(21)	VS(20)
L32	VS(147)	VS(146)	R13	VS(107)	VS(106)	R57	VS(19)	VS(18)
L31	VS(145)	VS(144)	R14	VS(105)	VS(104)	R58	VS(17)	VS(16)
L30	VS(143)	VS(142)	R15	VS(103)	VS(102)	R59	VS(15)	VS(14)
L29	VS(141)	VS(140)	R16	VS(101)	VS(100)	R60	VS(13)	VS(12)
L28	VS(139)	VS(138)	R17	VS(99)	VS(98)	R61	VS(11)	VS(10)
L27	VS(137)	VS(136)	R18	VS(97)	VS(96)	R62	VS(9)	VS(8)
L26	VS(135)	VS(134)	R19	VS(95)	VS(94)	R63	VS(7)	VS(6)
L25	VS(133)	VS(132)	R20	VS(93)	VS(92)	R64	VS(5)	VS(4)
L24	VS(131)	VS(130)	R21	VS(91)	VS(90)	R65	VS(3)	VS(2)
L23	VS(129)	VS(128)	R22	VS(89)	VS(88)	R66	VS(1)	VS(0)

Table E.12: Transmit bit order for standalone RC burst

Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0	Symbol	Bit 1	Bit 0
L24	CC(3)	CC(2)	L8	R_Sync(39)	R_Sync(38)	R9	R_Sync(7)	R_Sync(6)
L23	CC(1)	CC(0)	L7	R_Sync(37)	R_Sync(36)	R10	R_Sync(5)	R_Sync(4)
L22	PI	LCSS(1)	L6	R_Sync(35)	R_Sync(34)	R11	R_Sync(3)	R_Sync(2)
L21	LCSS(0)	QR(8)	L5	R_Sync(33)	R_Sync(32)	R12	R_Sync(1)	R_Sync(0)
L20	RC(10)	PC(7)	L4	R_Sync(31)	R_Sync(30)	R13	RC(2)	PC(15)
L19	RC(9)	PC(6)	L3	R_Sync(29)	R_Sync(28)	R14	RC(1)	PC(14)
L18	RC(8)	PC(5)	L2	R_Sync(27)	R_Sync(26)	R15	RC(0)	PC(13)
L17	RC(7)	PC(4)	L1	R_Sync(25)	R_Sync(24)	R16	H1(4)	PC(12)
L16	RC(6)	PC(3)	R1	R_Sync(23)	R_Sync(22)	R17	H1(3)	PC(11)
L15	RC(5)	PC(2)	R2	R_Sync(21)	R_Sync(20)	R18	H1(2)	PC(10)
L14	RC(4)	PC(1)	R3	R_Sync(19)	R_Sync(18)	R19	H1(1)	PC(9)
L13	RC(3)	PC(0)	R4	R_Sync(17)	R_Sync(16)	R20	H1(0)	PC(8)
L12	R_Sync(47)	R_Sync(46)	R5	R_Sync(15)	R_Sync(14)	R21	QR(7)	QR(6)
L11	R_Sync(45)	R_Sync(44)	R6	R_Sync(13)	R_Sync(12)	R22	QR(5)	QR(4)
L10	R_Sync(43)	R_Sync(42)	R7	R_Sync(11)	R_Sync(10)	R23	QR(3)	QR(2)
L9	R_Sync(41)	R_Sync(40)	R8	R_Sync(9)	R_Sync(8)	R24	QR(1)	QR(0)

## Annex F (normative): Timers and constants in DMR

This annex lists the timers and constants in a DMR entity.

Where indicated, a value should be chosen by the MS / BS designer from within the specified range. For other timers and constants, a default value may be specified and the value of these timers and constants shall be configurable within the DMR entity (MS or BS).

### F.1 Layer 2 timers

T\_ChMonTo Channel activity monitoring time-out.

Minimum value = 40 ms.

T\_ChSyncTo Channel activity synchronization time-out.

Minimum value = 400 ms.

T\_MSInactiv MS inactivity timer.

Default value = 5 s.

Maximum value = invinite.

T\_CallHt Call hangtime period.

Default value = 3 s.

Maximum value = invinite.

NOTE 1: T\_CallHt shall be less or equal T\_MSInactiv.

T\_ChHt Channel hangtime period.

 $T_ChHt = T_MSInactiv - T_CallHt.$ 

T\_Monitor Monitor timer.

Value chosen by MS designer. Maximum value = 720 ms.

NOTE 2: The Monitor timer is used when an MS first begins to monitor a channel. This can be due to occurrences such as power up or channel change. This timer is used to establish that the MS has monitored the channel for a sufficient duration to determine if and what type of activity is present on the channel.

T TxCC TX CC timer.

Value chosen by MS designer. Maximum value = 360 ms.

NOTE 3: The TX CC timer is a Peer to Peer mode only timer. It is used when a transmission is requested from the Out\_of\_Sync or In\_Sync\_Unknown\_System states and the MS has determined activity resides on the channel. This timer sets the duration that the MS will attempt to acquire the Colour Code information embedded in the received DMR signal.

T\_SyncWu Sync WU timer.

Value chosen by MS designer. Maximum value = 360 ms.

NOTE 4: The Sync WU timer is a MS mode parameter. This timer sets the duration that the MS will attempt to acquire a DMR sync pattern after transmission of the Wakeup PDU to activate the BS downlink.

T TxCCSlot TX CC slot timer.

Value chosen by MS designer. Maximum value = 720 ms. NOTE 5: The TX CC slot timer is a MS mode timer. It is used when a transmission is requested from the Out\_of\_Sync or In\_Sync\_Unknown\_System states and the MS has determined activity resides on the channel. This timer sets the duration that the MS will attempt to acquire the Colour Code and slot numbering information embedded in the received DMR signal.

T\_IdleSrch Idle Search timer.

Value chosen by MS designer. Maximum value = 540 ms.

NOTE 6: The Idle Search timer is a MS mode timer. It is used when a transmission is requested and the MS has matched the Colour Code and determined the slotting structure. This timer sets the duration that the MS will attempt to determine the desired slot is idle before denying the transmission.

T Holdoff Random holdoff timer.

Range chosen by MS designer.

MS randomly generates timer duration from uniform distribution over the range.

Minimum value = 0 ms.

Recommended maximum value = 1 000 ms for non-time critical CSBK ACK/NACK messages.

NOTE 7: The Random\_Holdoff\_Timer is a MS mode timer. It is used when a non-time critical transmission is required and the channel is busy. Here the MS waits a random amount of time before attempting to transmit again. The actual range will be application specific.

NOTE 8: A use case example is data messages that are queued while the MS is waiting for the channel to become idle. This will reduce collisions at the BS.

### F.2 Layer 2 constants

N RssiLo RSSI threshold value for monitoring channel activity.

Recommended default values for Polite to All channel access policy are shown in table F.1. Recommended default value for Polite to Own Colour Code channel access policy is -122 dBm. The absolute accuracy shall not exceed  $\pm 4$  dB.

Table F.1: Recommended default Polite to All N\_RssiLo threshold levels

Frequency band	Default threshold level [dBm]
50 MHzto 137 MHz	-101
> 137 MHzto 300 MHz	-107
> 300 MHz	-113
NOTE: The threshold levels a	re given for a 50 Ohm impedance.

N\_Wakeup Wakeup Message Threshold.

Value chosen by MS designer.

Suggested value = 2

NOTE 1: The Wakeup Message Threshold is a MS mode parameter. It sets the maximum number of times an MS will loop through the TX\_Wakeup state while attempting to activate the BS downlink.

N\_DFMax Data fragment maximum length.

Value = 1500 octets.

NOTE 2: Protocol layer 2 needs to buffer up to N\_DFMax data length before passing to higher layer.

N\_BPMax Maximum number of blocks in a packet, including the header block.

## Annex G (informative): High level states overview

This annex describes some SDL diagrams which may be used as an overview of high level states. As this annex is informative, real implementations may have different state descriptions.

### G.1 High Level MS states and SDL description

High Level MS states are divided into two levels. The first level deals with synchronization, Colour Code (CC) and slotting (Repeater Mode only) recognition. The second level deals with general hangtime, reception and transmission control.

NOTE: These levels will be referenced for various facilities in TS 102 361-2 [5] as well as for channel access.

#### G.1.1 MS Level 1 SDL

The MS Level 1 SDLs are shown in figure G.1 for Peer to Peer Mode and figure G.2 for Repeater Mode respectively. The Level 1 states are Out\_of\_Sync and In\_Sync. These are defined below:

- Out\_of\_Sync: This state occurs when the MS has not acquired or has lost sync on the channel. This can occur due to numerous reasons, stemming from lack of signal or co-channel interference from analogue or digital radios to travelling through a deep fade.
- In\_Sync: This state occurs after a MS has successfully detected DMR voice or data sync. In this state the MS searches for matching Colour Code in Peer to Peer Mode and matching Colour Code and downlink slotting structure in Repeater Mode.

The In\_Sync state is further divided into 2 levels. These are Unknown\_System and My\_System. Descriptions of these states are listed below.

- Unknown\_System: This state occurs when the Colour Code in Peer to Peer Mode or both the Colour Code and slot number identifier in Repeater Mode are unknown to the receiver MS. If the Colour Code does not match or sync is lost, the MS transitions to the Out\_of\_Sync state. If the Colour Code matches and the slotting structure is determined (Repeater Mode only) the MS transitions to the My\_System state.
- My\_System: This state occurs when the Colour Code in peer to Peer to Peer Mode or both the Colour Code and slot number identifier in Repeater Mode are known to the receiver MS. If sync is lost or the Colour Code can no longer be decoded, the MS transitions to the Out\_of\_Sync state. It will also transition to the Out\_of\_Sync state when it loses confidence in the Colour Code.




Figure G.1: MS Level 1 SDL: Peer to Peer mode




Figure G.2: MS Level 1 SDL: Repeater mode

#### G.1.2 MS Level 2 SDL

The MS Level 2 SDL occurs in the Level 1 In\_Sync\_My\_System state. These are the same for Peer to Peer Mode and Repeater Mode and are illustrated in figure G.3. The Level 2 states are Not\_in\_Call, My\_Call, Others\_Call, In\_Session and Transmit. These are defined below:

NOTE 1: Group Call HMSC and MSCs reference these states.

- **Not\_in\_Call:** An MS resides in this state when it is unable to determine a destination ID. In Repeater Mode this can occur during channel hangtime. Determination of a destination ID transitions the MS to either My\_Call, Others\_Call or In\_Session state.
- **My\_Call:** In this state the MS talk group(s) or individual ID is decoded during voice traffic via a Voice\_LC\_Header or an Embedded\_LC. Here the MS is party to the call.
- Others\_Call: An MS transitions to this state when the received talk group(s) or individual ID does not match the talk group(s) or individual ID of the MS. While in this state if a new ID matches, then it will transition to either My\_Call if received via a Voice\_LC\_Header or an Embedded\_LC or In\_Session if received via a Voice\_Terminator\_with\_LC.

NOTE 2: This state includes the reception of both voice and call hangtime for the other call.

- **In\_Session:** An MS transitions to this state when the MS talk group(s) or individual ID is decoded via a Voice\_Terminator\_with\_LC. This is call hangtimeHere the MS is party to the call.
- Transmit: In this state the MS transmits voice, data or CSBKs in the appropriate slot.




Figure G.3: MS Level 2 SDL

## G.2 High Level BS states and SDL descriptions

High Level BS states are divided into two levels. The first level deals with the control of both slots and activating and deactivating the BS outbound channel. The second level deals with control of a single slot. This level describes repeating, call hangtime and channel hangtime.

In the following diagrams the slot number refers to the outbound slot. Therfore, outbound slot 1 implies inbound slot 1 for offset mode and inbound slot 2 for aligned mode, as defined in clause 5.1 of the present document. Also in the following diagrams, BOR and EOR are events that cause High Level BS transitions. These are overview conceptual messages that will be feature specific.

#### G.2.1 BS Both Slots SDL

The BS Both Slots SDL describes the overall control of both slots and is illustrated in figure G.4. The states are BR\_Hibernating, Hangtime, Repeating\_Slot\_1, Repeating\_Slot\_2 and Repeating\_Both\_Slots. These states are defined below:

• **BS\_Hibernating:** In this state the BS is attempting to decode a valid wakeup message from an MS. The downlink is inactive during this state. Upon reception of a valid wakeup message the BS starts a Mobile Station Inactivity Timer (T\_MSInactiv) and transitions to the Hangtime state.

NOTE: The T\_MSInactiv is a timer that starts when no valid activity is detected on the inbound channel or upon the reception of a valid wakeup message. Reception of valid activity with the exception of the wakeup message cancels the T\_MSInactiv.

- **Hangtime:** In this state the BS is transmitting channel hangtime (Idle) messages on both slots. The reception of bursts will transition the BS to the appropriate repeating state; Repeating\_Slot\_1 or Repeating\_Slot\_2. Also, the expiration of the T\_MSInactiv will transition the BS back to the BR\_Hibernating state.
- **Repeating\_Slot\_1:** In this state the BS is actively repeating bursts on slot 1 and transmitting Idle messages on slot 2. An EOR\_Slot\_1 will transition the BS to the Hangtime state. A BOR\_Slot\_2 will transition the BS to the Repeating\_Both\_Slots state.
- **Repeating\_Slot\_2:** In this state the BS is actively repeating bursts on slot 2 and transmitting Idle messages on slot 1. An EOR\_Slot\_2 will transition the BS to the Hangtime state. A BOR\_Slot\_1 will transition the BS to the Repeating\_Both\_Slots state.
- **Repeating\_Both\_Slots:** In this state the BS is repeating activity on both slots. An EOR\_Slot\_1 or EOR\_Slot\_2 will transition the BS to the respective Repeating\_Slot\_1 or Repeating\_Slot\_2 states.




Figure G.4: BS Both Slots SDL

### G.2.2 BS Single Slot SDL

The BS Single Slot SDL describes the overall control of one of the two TDM slots and is illustrated in figure G.5. The states are Channel\_Hangtime, Call\_Hangtime, and Repeating\_Slot. These states are defined below:

- **Channel\_Hangtime:** In this state the BS is transmitting channel hangtime (Idle) messages on the slot. The reception of bursts will transition the BS to the Repeating\_Slot state.
- Call\_Hangtime: In this state the BS is transmitting call hangtime (Voice\_Terminator\_with\_LC) messages on the slot. The reception of bursts will transition the BS to the Repeating\_Slot state. Also, the expiration of call hangtime transitions the BS slot to the Channel\_Hangtime state.

• **Repeating\_Slot:** In this state the BS is actively repeating bursts on the slot. An EOR will transition the BS to the Call\_Hangtime state.




Figure G.5: BS Single Slot SDL

## Annex H (normative): Feature interoperability

The FID identifies one of several different feature sets.

The FLCO identifies the "over-air" feature within the given feature set.

To ensure interoperability at the air interface, features that are standardized in the Services and Facilities specification TS 102 361-2 [5] and available in the equipment shall be accessible only via the combination of default SFID and corresponding FLCO.

Features that are not standardized in the Services and Facilities specification TS 102 361-2 [5] are only available via an alternative MFID.

### H.1 Feature set ID (FID)

Each manufacturer may have multiple values of the MFIDs. The same MFID may be used for various protocols or products if suitable from the manufacturer's point of view.

It is allowed that multiple manufacturers or application designers use the same MFID.

There is one range on FIDs available for MFID specific allocation as defined in clause 9.3.13 and copied in a short form into table H.1.

Information element	Length	Value	Remark
Feature set ID	8	000000002	Standardized feature set ID for the services and facilities
			defined in TS 102 361-2 [5] (SFID)
		00000012	Reserved for future standardization
		000000102	Reserved for future standardization
		000000112	Reserved for future standardization
		000001002	Manufacturer"s specific feature set ID (MFID)
		etc.	etc.
		011111112	Manufacturer"s specific feature set ID (MFID)
		1xxxxxxxx <sub>2</sub>	Reserved for future MFID"s allocation (MFID)

Table H.1: Feature set ID information element content

### H.2 Application for Manufacturer's Feature set ID

This application form is provided by ETSI who is the central body for the management of the Manufacturer's Feature set ID (MFID) values as described in the present document, clause 9.3.13. The application and allocation may be implemented by other means such as a World Wide Web server application.

This form presented in annex I may be changed without notice by ETSI.

# Annex I (informative): ETSI MFID application form

#### PROVISION OF AND RESTRICTED USAGE UNDERTAKING

relating to

a <b>Manufacturer's Specific Feature Set ID</b> ( <b>MFID</b> ), to be used in mobile parts, portable parts and fixed parts for Digital Mobile Radio, DMR.
Between
(COMPANY NAME)
(COMPANY ADDRESS)
hereinafter called: the BENEFICIARY;
and
(COMPANY NAME)European Telecommunications Standards Institute
(COMPANY ADDRESS)06921 Sophia Antipolis CEDEX, France
hereinafter called: the PROVIDER.
Whereas
The BENEFICIARY has alleged that he fulfils the following criteria:
He is a manufacturer of DMR mobile parts, portable parts or DMR fixed parts.
The PROVIDER undertakes to give to the BENEFICIAR
One globally unique MFID, registered by the PROVIDER.
The provided MFID is filled in below by the PROVIDER when he has received and approved two signed originals of this agreement and the administrative fee of 100 EURO (one hundred) per MFID.
MFID Hexadecimal number:
MFID Binary number:

The code above is given as a two digit hexadecimal (0-F) number, and as a 8 bit binary number. The most significant digit and bit are positioned to the left. The range of the MFID code is 04 to 7F.

Example: The hexadecimal number "AF" equals the binary number " 10101111".

The BENEFICIARY undertakes:

- 1. To apply and use the MFID in accordance with rules in [1].
- 2. To return the MFID to the PROVIDER, within 5 years, if the MFID has not been used.

Ref [1]: ETSI TS 102 361 - 1: "Technical Requirements for Digital Mobile Radio (DMR); Part 1: Air Interface (AI) protocol'

In case the BENEFICIARY violates any of the obligations incurred on him by the present undertaking, he shall be liable of indemnifying ETSI for all losses suffered directly or through claims from legitimate DMR users

All disputes which derive from the present undertaking or its interpretation shall be settled by the Court of justice of Grasse (Alpes Maritime - France) and with the application of French Law regarding questions of interpretation.

Made in two originals, one of which is for the PROVIDER, the other for the BENEFICIARY; both originals signed by a legal representative of the company/organization.

For the PROVIDER	For the BENEFICIARY
	(signed)(Name, Title (typed))
H Rosenbrock, Director General	(signed)(Name, Title (typed))
(Date)	(Date)

## Annex J (informative): Bibliography

- ETSI TR 102 335-1: "Electromagnetic compatibility and Radio spectrum Matters (ERM); System reference document for harmonized use of Digital Mobile Radio (DMR); Part 1:
   General-authorization-with-no-individual-rights operation in the 406,1 to 410 MHz or 440 to 450 MHz simplex frequency bands".
- ETSI TR 102 335-2: "Electromagnetic compatibility and Radio spectrum Matters (ERM); System reference document for harmonized use of Digital Mobile Radio (DMR); Part 2: Systems operating under individual licences in the existing land mobile service spectrum bands".

## History

	Document history					
V1.1.1	April 2005	Publication				